Keysight Technologies B1506A Power Device Analyzer for Circuit Design

Operation and Demonstration Guide

KEYSIGHT TECHNOLOGIES

Notices

Manual Part Number

B1506-90500

Edition

Edition 1, February 2015

Printed in Malaysia

Published by:
Keysight Technologies, Inc.
1400 Fountaingrove Parkway
Santa Rosa, CA 95403 USA

Warranty

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Keysight disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Keysight shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Keysight and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

Technology Licenses

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

Restricted Rights Legend

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Keysight Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

WARNING

High Voltage

is used in the operation of this equipment.

LETHAL VOLTAGE on CONTACT

may be present at measurement terminals,
if you fail to take in all safety precautions!

- **When the RED indicator lights, lethal voltage (±10 kV dc/pulse) may appear at measurement terminals.**
- **Usually use the interlock function**
- **Do not operate the instrument unless another person is around the work space that is familiar with instrument operation and hazards or administering first aid.**
- **Potentials less than ±500 V may cause death under certain conditions. Therefore, adequate preventive measures must be taken at all times!**

FIRST AID FOR ELECTRIC SHOCK

SPECIAL ATTENTION TO RESCUE IN SAFETY

- Never rush into an accidental situation.
- Take special attention to the following notices to prevent second accident.
  - Do NOT touch the CASUALTY or conductive surface with your hands unprotected.
  - Shut off high voltage at once.
  - Disconnect AC mains.
- If it is unsure to make safe, the following procedure will helps to protect your lives during the CASUALTY is rescued.
  - Stand on a dry insulating material; use a dry wooden or plastic implement to free the CASUALTY from contact with hazardous electrical source.
  - Ground the circuit to de-energize.

Contents

1. Getting Started

Introduction

This documentation provides step by step operations of the basic functions of the Easy Test Navigator software of the B1506A Power Device Analyzer for Circuit Design, so that the B1506A user can start a basic measurement from the first use of the B1506A.

Operational Procedure

The step by step operational procedure describes to create a setup

of datasheet characterization function of the B1506A under a demo style which is to setup the B1506A and make measurements using the following demo devices.

The following test devices are used in the example:

- IGBT: FGA180N33ATD
- MOSFET: IXTH1N250
- LDMOSFET: IRFP4004
- MOSFET: IXTX200N10L2N (For current load)
- Super Junction MOSFET: IPW50R109CE (Reference only)
- SiC MOSFET: CMF20120D (Reference only)
- IGBT Module: 1MB1800U4B (Reference only)

Devices used in the example demonstration.

FGA180N33ATD
IGBT

IXTH1N250
HV MOS

IRFP4004
HC MOS

Device data:

Following lists the simplified device data used in the measurement examples.

IGBT: FGA180N33ATD

- VCES: 330 V
- VCE(sat): Typ. 1.68 V @ Ic=180 A
- ID max.: 450A @ 100 µs pulse, VC=16 V
- SOA: 7.5 kW @ Tc=25 °C, 100 µs pulse
- Vth: 2.5~5.5 V (typ.=4 V) @ Ic=250 µA

- Coss: 305 pF typ. @ Vc=30 V

MOSFET: IRFP4004Pbf

- VDSS: 40 V
- Rds(on): Typ. 1.35 mΩ (1.70 mΩ max.) @ Vgs=10 V)
- ID max.: 350A @ 100 µs pulse, VD=10V
  1390 A @ Vd=2.5 V
- SOA: 3.5 kW @ Tc=25 °C, 100 µs pulse
- Vth: 2~4 V @ Id=250 µA
- Coss: 2360 pF typ. @ Vd=25 V

High Voltage MOSFET: IXTH1N250

- VDSS: 2500 V
- Rds(on): Max. 40 Ω
- ID max.: 6 A @ 100 µs pulse, 5 kW @ Tc=25 °C
- SOA: 3 kW @ Tc=25 degC, 100 µs pulse
- Vth: 2~4 V @ Id=250 µA
- Coss: 77 pF typ. @ Vd=25 V

MOSFET: IXTX200N10L2

- VDSS: 100 V
- ID max.: 500 A @ 100 µs pulse, VD=35 V
- SOA: 17.5 kW @ Tc=25 °C, 100 µs pulse
- Rds(on): 11 mΩ

Preparation

This section provides the basic information for preparing the demonstration.

B1506A Hardware Configuration

Mainframe and test modules

This guide uses the B1506A with following configuration.
Figure 1-1 shows the module configuration of the mainframe of the B1506A-H51 and H71. It includes the following measurement modules.

- Slot 1: MPSMU
- Slot 2: MFCMU
- Slot 3: MCSMU
- Slot 4: MCSMU
- Slot 5: MCSMU
- Slot 6: MCSMU
- Slot 7: HVSMU

Figure 1-1. Module configuration of B1506A H-51 and H71.

Cable connections

The B1506A uses the following three kinds of cable sets to make the connection between the B1506A mainframe and the B1506A-H51 and H71 test fixture as shown in Figure 1-2.

- Digital I/O cable
- N1300A CMU cable
- System cables (2x5 SMUs cables, 1x HVSMU cable, 1x GNDU cable, 1x Interlock cable)

Figure 1-2 Cable connection of B1506A H51 and H71.



Each cable in the system cable is labeled to indicate the terminal to be connected. (Refer to Figure 1-2 and Figure 1-3.)

For example, the cable labeled 1F is connected to the force terminal of the SMU1, and 1S is connected to the sense terminal of the SMU1 respectively.

Figure 1-3 Input port of the test fixture of B1506A-H51 and H71.



Note In the case of the B1506A-H21, which is not configured as shown in Figure 1-2, connect the cables by referring to the installation section of the B1506A user's guide.

Test fixtures

The following two types of test fixtures are used.

- 3-pin Inline Package Socket Module
- Gate Charge Socket Adapter

Figure 1-4 Opt.F10 3-pin Inline Package Socket Module.



Figure 1-5 Opt.F14 Gate Charge Socket Adapter.

Easy Test Navigator Software

Easy Test Navigator software

Easy Test Navigator as shown in Figure 1-6 is resident software of the B1506A and its startup screen is a launcher to switch to one of the following measurement modes:

- Datasheet Characterization
- IV Measurement
- Capacitance Measurement
- Gate charge measurement

It also switches to the following software.

- Power Loss Calculation software
- Temperature Monitor/Control mode setup.

Figure 1-6 Easy Test Navigator software.



This quick start guide provides the information of how to use this software and make measurements.

Starting the Easy Test Navigator software

Before starting Easy Test Navigator, confirm the power of the B1506A test fixture is on.

To start Easy Test Navigator, select “Easy Test Navigator” under the “Keysight Easy Test Navigator” in the start menu of MS Windows (Figure 1-7 (a)).

Easy Test Navigator start up panel appears (Figure 1-7 (b)), and it moves to home panel (Figure 1-7 (c)) called Pallet of Easy Test Navigator. At the startup of Easy Test Navigator, the B1506A is initialized. During the initialization of the B1506A, the label of “initialization in progress” is blinking, and the selection bar of each measurement mode is disabled.

Figure 1-7 **Select Easy Test Navigator from Start menu.**

(a) Select "Easy Test Navigator" (b) Easy Test Navigator start up panel (c) Easy Test Navigator home panel

During the initialization process, the LEDs on the front panel of the B1506A test fixture change from orange color to green as shown in Figure 1-8 when the initialization is completed successfully. If the initialization fails, the LED of power stays in orange.

Figure 1-8 **LED indicator changes to green after the initialization.**



Quitting from the Easy Test Navigator software

There are two ways to quit Easy Test Navigator.
One is to move the mouse cursor to the top right of the pallet panel and click the cross mark appeared when the mouse curor is there (Figure 1-9 (a)).
The other way is to right click the Easy Test Navigator icon in the task bar and select “Close window” from the list as shown in Figure 1-9 (b).

Figure 1-9 Two ways to quit East Test Navigator.



(a) Click the cross mark.

(b) Use "Close window" in the task bar.

Note: The Figure 1-9 (b) approach is effective to quit each measurement mode.

How to start each measurement mode and return to the Pallet window

To start each measurement mode:

To launch each measurement mode, place the mouse cursor to the label of the targeted measurement mode and click it.

To return to the Pallet window:

To go back to the pallet window from the individual measurement mode, click the "Go to Pallet" Icon in the top of the window as shown in Figure 1-10 (a)

Figure 1-10 Pallet icon of each measurement mode is used to returns to the Pallet panel of Easy Test Navigator.

(b) Recall and Save (a) Returns to the Pallet panel



Saving and recalling your setup and measurement data

You can save and recall your measurement setups and the measurement data to the Windows file system in your specified folder and the file name as shown in Figure 1-10 (b).

Exiting from your setup

You can exit from the setup window by clicking the "Exit" icon in the menu bar, or from the file menu as shown in Figure 1-11.

Note: All the non-saved data in the existing window or panel is not saved when you exit from your setup.

Note that, "Go to Pallet" keeps the setup until you exit from the setup panel or window.

Figure 1-11 Exiting from the Setup panel.



Calibration

There are calibration functions in the capacitance measurement mode and the gate charge measurement mode. These calibrations improve the measurement accuracy, but they are not performed in the operational demo course because they are not necessary for demoing purpose of the Easy Test Navigator functions.

These calibration procedures are included in the following calibration section of each of these test modules.

Capacitance calibration:

Refer to "**Capacitance Compensation Data Measurement**", Chapter 4.

Gate charge calibration:

Refer to "**Calibration for Gate Charge Measurement**", Chapter 5.

2. Datasheet Characterization

Overview

The datasheet characterization function of the B1506A automatically measures a series of electric parameters described in the device datasheet. It includes static electric parameters, capacitance parameters, gate charge (Qg) parameters, and characteristic graphs of these parameters.

Datasheet Characterization Mode

The image of this function is shown in Figure 2-1, where the device datasheet shown in the left as Figure 2-1 (a) can be measured and printed as shown in Figure 2-1 (b) on the right side.

Figure 2-1 Operational image of the Datasheet Characterization mode.



(a) Device datasheet image

(b) Datasheet Characterization output image

Note: Supported Device types

Initially, Datasheet Characterization mode covers the following three types of device:
- Power MOS-FET

- IGBT
- Diode
- Component

Note: **Software relations**

The Data sheet Characterization measures the following three parameter groups as DC, capacitance and gate charge. These parameters are measured using three measurement modes as the measurement engine as shown in Figure 2-2.

Because the Datasheet Characterization function uses these measurement modes, a part of these measurement modes is explained in this chapter, too.

Figure 2-2 Measurement mode used in the Datasheet Characterization



Measurement Parameters of Devices

Datasheet Characterization mode supports the following parameters in four types of device type.

MOSFET parameters

MOSFET device type supports the following device parameters and device characteristics chart.

Table 2-1 Measurable parameters and chart for MOSFET

Parameters	Description
BVDSS	Drain to Source Breakdown Voltage
IDSS	Drain Leakage Current
IGSS(+)	Gate Leakage Current (Positive gate bias)
IGSS(-)	Gate Leakage Current (Negative gate bias)
VGS(th)	Gate Threshold Voltage (VGS = VDS)
VGS(th)	Gate Threshold Voltage (Constant VDS)
RDS(on)	Drain to Source On Resistance
VDS(on)	Drain to Source On Voltage
VSD	Body Diode Forward Voltage
Rg	Internal Gate Resistance
Ciss	Input Capacitance
Coss	Output Capacitance
Crss	Reverse Transfer Characteristics
Qg	Total Gate Charge
Qgs	Gate to Source Charge
Qgd	Gate to Drain Charge
Vgs(pl)	Gate to Source Plateau Voltage

Graph	Description
ID-VDS	ID-VDS curve with various VGS
ID-VGS	ID-VGS curve with constant VDS
RDS(on)-ID	RDS(on)-ID curve with various VGS
RDS(on)-VGS	RDS(on)-VGS curve with various ID
VDS-VGS	VDS-VGS curve with various ID
IS-VS	Forward current characteristics of built-in diode
C-V	Capacitance to VDS curve including Ciss, Coss and Crss
Qg-Vgs	Gate charge to VGS curve

IGBT parameters

IGBT device type supports the following device parameters and device characteristics graphs.

Table 2-2 Measurable parameters for IGBT

Parameters	Description
BVCES	Collector to Emitter Breakdown Voltage
ICES	Collector Leakage Current
IGES(+)	Gate Leakage Current (Positive Gate Bias)
IGES(-)	Gate Leakage Current (Negative Gate Bias)
VGE(th)	Gate Threshold Voltage (VGE = VCE)
VGS(th)	Gate Threshold Voltage (Constant VCE)
VF	Freewheeling Diode Forward Voltage
Rg	Internal Gate Resistance
Cies	Input Capacitance
Coes	Output Capacitance
Cres	Reverse Transfer Characteristics
Qg	Total Gate Charge
Qge	Gate to Emitter Charge
Qgc	Gate to Collector Charge
Vge(pl)	Gate to Emitter Plateau Voltage

Graph	Description
IC-VCE	IC-VCE curve with various VGE
IC-VGE	IC-VGE curve with constant VCE
VCE-VGE	VCE(sat) Collector Saturation Voltage
IF-VF	Freewheeling Diode Forward Characteristics
VCE-VGE	VCE-VGE curve with various IC
C-V	Capacitance to VCE curve including Cies, Coes and Cres
Qg-Vge	Gate charge to VGE curve

Diode parameters

Diode device type supports the following device parameters and device characteristics graphs.

Table 2-3 Measurable parameters for Diode

Parameters	Description
VDC	DC Blocking Voltage
VF	Forward Voltage
IR	Reverse Current
C	Total Capacitance

Graph	Description
IF-VF	Forward Characteristics
IR-VR	Reverse Characteristics
C-V	Capacitance to Reverse Voltage Characteristics

Component parameters

Each device in the Component type supports the following device parameters and device characteristics graphs.

Table 2-4 Measurable parameters for Component

Component type: Inductor

Parameters	Description
L	Inductance at zero bias current
RDC	DC resistance

Component type: Capacitor

Parameters	Description
C	Capacitance at zero bias voltage
C (biased)	Voltage coefficient capacitance
Leak	Leak current
R (insulation)	Insulation resistance

Graph	Description
C-V	Capacitance to Voltage Characteristics

Component type: Shunt Resistor

Parameters	Description
R	Resistance at specified current

Component type: Resistor

Parameters	Description
R	Resistance at specified voltage

Component type: Connector

Parameters	Description
R (contact)	Contact resistance
BV	Withstanding voltage
Leak	Leak current
R (insulation)	Insulation resistance
C (insulation)	Insulation capacitance

Graph	Description
R-I	Contact resistance vs. Conduction Current
C-V	Insulation Capacitance vs. Insulation Voltage

Component type: Cable

Parameters	Description
C	Capacitance
R (insulation)	Insulation resistance
R (conduction)	Conduction resistance

Graph	Description
R-I	Contact resistance vs. Conduction Current

Component type: Relay

Parameters	Description
R (contact)	Contact resistance
R (coil)	Coil resistance
R (open contacts)	Insulation resistance between open contacts
R (coil-contact)	Insulation resistance between coil and contact
V (pick-up)	Pick-up/Set voltage
V (drop-out)	Drop-out/Reset voltage
I (operating)	Operating current
C (open contacts)	Capacitance between open contacts
C (coil-contact)	Capacitance between coil and contact

Graph	Description
R-I	Conduction resistance vs. Conduction Current

Component type: Photo Coupler

Parameters	Description
VF	LED Forward Voltage
IR	LED Reverse Current
CT	LED Total Capacitance
BVCEO	Detector Collector-Emitter Breakdown Voltage
BVECO	Detector Emitter-Collector Breakdown Voltage
ICEO	Detector Collector Dark Current
Cce	Detector Collector-Emitter Capacitance
VCE(sat)	Detector Collector-Emitter Saturation Voltage
CS	Input-Output Capacitance
RS	Isolation Resistance
BVS	Isolation Voltage

Graph	Description
IF-VF	Forward Current vs. Forward Voltage
IFP-VFP	Pulsed Forward Current vs. Pulsed Forward Voltage

IC-VCE	Collector Current vs. Collector-Emitter Voltage
IC-IF	Collector Current vs. Forward Current
Cce-VCE	Collector-Emitter capacitance vs. Collector-Emitter Voltage

Component type: Solid State Relay

Parameters	Description
VF	LED Forward Voltage
VR	LED Reverse Voltage
IF (on)	LED Operate Current
IF (off)	LED Turn-off Current
R (on)	On Resistance
I (leak)	Off-state Leakage Current
C (out)	Output Capacitance
C (iso)	I/O Capacitance
R (iso)	I/O Isolation Resistance

Graph	Description
IF-VF	Forward current vs. Forward voltage
IL-V	Output current vs. Output voltage
I(off)-VL	Off-state Leakage current vs. Load Voltage
C(out)-VL	Output Capacitance vs. Load Voltage

Basic Functions

Datasheet Characterization GUI

Datasheet Characterization mode graphical user-interface (GUI) is shown in Figure 2-3.

Figure 2-3 Datasheet Characterization GUI.



The GUI consists of the following four parts (Refer to the corresponding numbers in the figure.);

1. Device identification data area.
   The device and operator information is entered in this area.
2. Maximum rating data area.
   The maximum ratings of the device are entered in this area.
   The test setup uses these parameters as the maximum limit when setting the test conditions *.
3. Device characteristics parameters area.
   This area defines the actual device parameters to measure and the test parameters.
4. Device characteristics graph areas.
   This area defines the characteristics graph to measure, the test conditions and the output graph scales.

Note: * In the breakdown test such as the BVDES or BVCES, the test setup uses higher voltage compliance in the default setup (typically 3 kV) than the maximum rating because the actual breakdown voltage is higher than the maximum rating value.
The device should not be damaged by the specified collector current.

Basic Functions

Datasheet measurement mode has the following test support and editing capabilities.

- ✓ Protect the test device.
  The test setup is automatically limited by the maximum ratings, and the device is operated in a safe condition inside the device operation range.
- ✓ Minimum and Maximum parameter limits are checked automatically.
  The measured parameters are automatically checked if they are inside the minimum and the maximum limits. If the measurement data is outside the limit, the measured parameter is shown in red color in the display.
- ✓ Modification capability of the measurement condition.
  The measurement conditions can be changed in the detail measurement setup window.
- ✓ Deselect capability of specified parameters in the measurement.
  You will have an option to deselect a parameter from your Datasheet Characterization test file when you start measurements. This capability is useful when only limited tests are necessary to measure.
- ✓ Duplication capability of existing device characteristic parameters to measure with a different test condition *.
  You can duplicate the predefined test and add as an another test in a different test condition.
- ✓ Importing capability of separately measured data.
  If the measurement type is the same, the existing data can be imported in the current setup including the measured data.

Note: It is not possible to add new device characteristic parameters.

Steps to Measure Datasheet Characteristics of Power Device

A typical flow to measure the datasheet characteristics is described in Figure 2-4.

If the setup for specific device is available, it is possible to re-use it and you can skip the steps to modify the measurement conditions.

During the measurement, it is necessary to manually change the connection from the IV/CV measurement test module to the Qg measurement socket adapter.

Figure 2-4 Typical flow to run Datasheet Characterization mode.



Details of measurement condition modification

The "Modify Measurement Conditions" step in Figure 2-4 is actually setting the parameters in each parameter and graph item in 3 and 4 parameter blocks in Figure 2-3.

Each line items and graphics of these items are broken down to the detailed measurement setup window shown in Figure 2-5.
This detail setup for each parameter is repeated for all the device

parameters in the initial setup phase of the test device as shown in Figure 2-6.

Figure 2-5 Example of the detail measurement setup window for each device parameter.



Figure 2-6 Detail measurement setup is repeated for each parameter.



IGBT Measurement Example

Devices and Test Fixtures

Device Used in the example

In this section, discrete IGBT FGA180N33ATD is used as the example test device. (See picture on the right).

This device has the following basic characteristics.

- ✓ VCES: 330 V
- ✓ VGES: +/-30 V
- ✓ IC: 180 A(DC), 450 A(Pulse)

FGA180N33ATD
IGBT





Test conditions for each measurement parameters for Datasheet Characterization function are picked up from the datasheet of the device.

IV and CV test socket module

To measure IV and CV characteristics, B1506A Opt. F10 3 pin Inline Package Socket Module is used as shown in Figure 2-7.

Figure 2-7 B1506A Opt. F10 3 pin Inline Package Socket Module, and IGBT setting on the socket.

Gate charge test socket adapter

To measure the gate charge parameters, B1506A Opt. F14 Gate charge measurement adapter shown in Figure 2-8 is used.
In this section, the constant current load method is used to measure the gate charge of the device under test (DUT). The left hand TO socket is used to attach the current load FET (IXTH200N). The DUT is attached to the right-hand TO socket.

Note: To measure Qg of the DUT attached to the TO socket, the DUT selector switch has to be set to “Internal Package”. Also, the shorting bar has to be attached to the collector/drain sense terminals for external DUT measurement as shown in Figure 2-9.

Figure 2-8 B1506A Opt. F14 Gate Charge Measurement Adapter.



Figure 2-9 Current load FET (IXTH200N (Left), and the DUT (Right).



Measurement Steps

Following shows the measurement steps of the Datasheet Characterization mode.

Step 1 Starting the Datasheet Characterization mode

✓ Click “Datasheet Characterization”. (Figure 2-10)
The datasheet characterization mode is launched.
Initially, a blank datasheet characterization setup as shown in Figure 2-11 opens.

Figure 2-10 Click Datasheet Characterization mode.



Figure 2-11 A blank datasheet characterization setup panel opens.



Step 2 Creating new Datasheet Definition

✓ Follow the next steps to open the new datasheet template by referring to Figure 2-12.
(a) Select a device type from the pull down list.
(b) Click the “New Datasheet” button.
(c) Click the "OK" button of the confirmation window.
(d) IGBT datasheet template opens.

Figure 2-12 . Steps for creating a new datasheet definition.



(a) Select a device type - IGBT.

(b) Click the “New Datasheet” button .



(c) Click “OK” button.



(d) Template of IGBT Datasheet..

Step 3 Input Device Information

✓ Input the device information to the Identification section of the datasheet template as shown in Figure 2-13.

Figure 2-13 Example of Identification Section of Demo Device.



Using a part number and device description including the manufacturer information (Figure 2-14 as an example) are recommended to identify the device in detail in the future use.

Enter the following information:

1. Part number:
   Device name from the datasheet.
2. Sample ID:
   Describes the information to individualize each sample device.
3. Operator name:
4. Measurement instrument sections:
   These are used to note information to identify measurement situations. For example, like who has measured it or what equipment is used to measure the data.

These information are recorded in the test result file.

Figure 2-14 Datasheet description example.



✓ Input the device ID in the bottom of the panel. (Figure 2-15)
This device ID is used as a header of the file name to store the measurement results.

Figure 2-15 Device ID in the bottom of the panel



Tips: To change the device picture:

Refer to "**To change the picture of the device**"

Step 4 Input Maximum Ratings

Input the maximum ratings of the device in the Maximum Ratings section. The ratings specified in this part are used to limit the applied voltage/current, and they protect the device during the measurement

Figure 2-16 shows the maximum ratings picked up from the FGA180N33ATD's datasheet.

Figure 2-16 **Absolute Maximum ratings described in the datasheet of the example demo device.**

Absolute Maximum Ratings

Symbol	Description	Ratings	Unit
VCES	Collector to Emitter Voltage	330	V
VGES	Gate to Emitter Voltage	± 30	V
IC	Collector Current @ TC = 25°C	180	A
ICM (1)	Pulsed Collector Current @ TC = 25°C	450	A
TJ	Operating Junction Temperature	-55 to +150	°C

To input the maximum ratings:

Follow the next steps to input the maximum ratings of Figure 2-16 by referring to the number shown in Figure 2-17.

1. Click the parameter to be modified.
2. Then the parameter input field changes to edit mode.
   In the example, Tj Min., Max and VCES max value are changed.
3. Modify the VCES value field based on the datasheet (Figure 2-16).
4. Enter Tj Min., Max.
   Note:
   Tj parameters are used for reference only, not for actual measurements.
5. After modifying the value, click the “x” button to exit the edit mode.
6. Set all the other parameters' maximum ratings in the same way by referring to the above steps from 1 to 5.

   Note:
   For maximum current rating of ICM, sine the B1506A uses pulsed measurement mode to measure it, choose the maximum rating defined in the pulse current mode.

   Figure 2-18 shows the maximum ratings section after all the parameters have been entered for FGA180N33ATD.

Figure 2-17 Editing the VCES maximum rating and the other maximum ratings.



Note: If the maximum current of the freewheeling diode is not described in the datasheet, typically it is the same as the maximum collector current. Use the maximum collector current as an IFM.

Figure 2-18 Maximum ratings section for FGA180N33ATD.

Symbol	Parameter	Test Conditions	Value	Unit
VCES	Collector to Emitter Voltage	Tj=-50 °C to 150 °C	330	V
VGES	Gate to Emitter Voltage	Conitnuous	-30 to 30	V
ICM	Pulsed Collector Current	Tc=25 °C	450	A
IFM	Pulsed Freewheeling Diode Current	Tc=25 °C	450	A

Tips To change the symbol name or description:

Refer to "**To change the symbol name and the description**".

Step 5 Creating Measurement Setup for Parameter Section

This step demonstrates how to create each measurement setup for the following device parameter characteristics.

5.1 BVCES

5.2 ICES

5.3 IGES

5.4 VGE(th)

5.5 VCE(sat)

5.6 VF of freewheeling diode

5.7 Capacitance (Cies, Coes, Cres)

5.8 Gate charge (Qg, Qge, Qgc)

5.1 BVCES

BVCES is defined as the collector voltage at the specified collector current when applying VCES to the collector while keeping the device turned off.

To setup BVCES test condition parameters

Modify the test conditions based on the conditions described in the datasheet. For example, here is a description of BVCES in the datasheet. VBCES is defined as the collector voltage when the collector current is 400 µA with 0 V gate to emitter voltage.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
BVCES	Collector to Emitter Breakdown Voltage	VGE = 0V, IC = 400µA	330	-	-	V

To modify the test conditions, (refer to Figure 2-19)

- ✓ Click the parameter area to move into the edit mode.
- ✓ Modify the test conditions and ratings the according to the datasheet.

Figure 2-19



Tips: To add maximum limit in the BVCES:

Refer to "**To add maximum value in the BVCES**".

To set up the detailed I/V measurement parameters

To create a new measurement setup for a new device parameter, or to verify the existing individual setup, or to modify the measurement setup in details, open the corresponding setup window from one of the following two ways.

Method 1: Open Setup from the pop up menu:

- ✓ Right-click the parameter to be modified excepting the input parameters. (Refer to Figure 2-20.)
- ✓ Select “Setup” from the pop-up menu.

Figure 2-20 Selecting setup from the pop up menu.



Method 2: Open Setup from the ribbon menu of the Datasheet Characterization mode panel. (Refer to Figure 2-21**)**

- ✓ Click the parameter to be modified excepting the input parameters.
- ✓ Click the setup button in the ribbon menu.

Figure 2-21 Selecting setup from the ribbon menu.



✓ Corresponding setup is opened. (Figure 2-22)

Following explains the BVCES I/V measurement setup. Refer to the corresponding numbers shown in the figure.

1. For BVCES measurement, “ICES” preset of the IV measurement mode is used.
2. To see the detailed setup, click the down arrow on the left side of the “Details” label.

Figure 2-22 BVCES I/V Measurement panel.



The detail of the BVCES parameter setup is shown in Figure 2-23.

Figure 2-23 The detail of the BVCES I/V Measurement setup.



✓ To measure BVCES, the HVSMU forces 400 µA in constant current mode and measures the collector voltage.

3. The start current is set as 400 µA, which is taken from the Test Conditions of the VBCES.
4. The gate voltage is set as 0 V, which is taken from the Test Conditions of the VBCES.
5. The Number of Steps is set as 1 to do a single spot measurement at the start value.

Note: In the detailed setup, parameters defined as the test conditions in the datasheet setup, as the drain start current and the VGE, are inherited from the datasheet. If those parameters are changed in the IV measurement mode panel, those will not be saved and the test conditions of the datasheet setup are not changed.

✓ The other changes on other parameters are saved after running the measurement in the IV measurement, or the setup can be save from the menu of the IV measurement mode panel.

Note:

6. The Voltage compliance used in this measurement is larger than the maximum rating of the device because BVCES is normally larger than it, and the device should not be damaged by the specified collector current.

✓ You can modify the measurement setup in details here (example: Step time or Aperture).
To see the detailed setup, click the down arrow on the left side of the “Details” label.

7. The step time should be long enough to wait for the settling of the voltage and the current.
8. The aperture should be long enough to reduce the measurement noise.



Verification of the BVCES measurement setup

After the detail I/V measurement setup is finished, it is recommended to perform the verification of the measurement setup. Follow the next steps by referring to the number in Figure 2-24

9. Click the measure button and the measurement result is displayed in the graph area.
10. In this case, measured BVCES is 334.45 V.
11. To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.
12. The actual value in the datasheet is updated. (Figure 2-25)

Figure 2-24 Execution of the BVCES I/V measurement.



Figure 2-25 Datasheet results' update.

11.

	Symbol	Parameter	Test Conditions	Min.	Act.	Max.	Unit
☑	BVCES	Collector to Emitter Breakdown Volt...	VGE=0 V, IC=400 µA	330	348		V

Note: If you change any of the optional parameters and to reflect the change, save the setup by selecting “File”-->”Save”.

Note: The parameters defined in the datasheet (VGE and IC in this case) are not saved even if those are modified in the IV measurement setup. Those parameters have to be modified in the panel of the Datasheet Characterization mode.

5.2 ICES

ICES is defined as the collector current when applying specified VCES to the collector while keeping the device turned off.

To set up ICES test conditions and I/V measurement parameters

Modify test conditions based on the conditions described in the datasheet. For example, here is a description of ICES in the datasheet. ICES is defined as the maximum collector current as 400 µA when the collector voltage is VCES with 0 V gate to emitter voltage.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
BVCES	Collector to Emitter Breakdown Voltage	VGE = 0V, IC = 400µA	330	-	-	V
ICES	Collector Cut-Off Current	VCE = VCES, VGE = 0V	-	-	400	µA

To modify the test conditions (refer to Figure 2-26)

- ✓ Click the parameter area to move into the edit mode.
- ✓ Modify the test conditions and ratings according to the datasheet.

Figure 2-26 ICES Test Conditions



- ✓ Open the ICES I/V measurement setup panel. (Fig. 2-27)

Following explains the ICES I/V measurement setup. Refer to the corresponding numbers shown in the figure.

1. In the background of the ICES measurement, “ICES” measurement template of the IV measurement mode is used.
2. For drain/collector biasing, the HVSMU is operated in Voltage force mode.
3. HVSMU operates with a single step sweep measurement of 330 V start voltage (only the first step with the start voltage is measured).
4. Gate voltage bias is taken from the datasheet input.

Note: The start voltage of the drain/collector voltage staircase sweep and the source voltage of the gate/base voltage bias are inherited from the test conditions defined in the datasheet mode.

Note: The current compliance is automatically defined from the maximum limit defined in the upper level (datasheet mode). This compliance cannot be changed. So, even if the device is completely broken in short mode, the measured current is limited at 460 µA in this case.

5. Step time determines the wait time before measurement after

applying the bias. In this case after waiting 980 ms, ICE is measured with 20 ms measurement time (1 PLC at 50 Hz region).

6. Change the Aperture time to 16.67 ms in the area of 60 Hz line frequency.

Figure 2-27 ICES I/V Measurement panel.



Verification of the ICES measurement setup

After the detail I/V measurement setup is finished, it is recommended to perform the verification of the measurement setup. Follow the next steps by referring to the number in Figure 2-27

7. Click the measure button, and the measurement result is displayed in the graph area.

8. To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

5.3 IGES

IGES is defined as the gate leakage current at VGES both in positive and in negative voltages.

To setup IGES measurement parameters

Modify test conditions based on the conditions described in the datasheet. For example, here is a description of ICES in the datasheet.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
BVCES	Collector to Emitter Breakdown Voltage	VGE = 0V, IC = 400μA	330	-	-	V
ICES	Collector Cut-Off Current	VCE = VCES, VGE = 0V	-	-	400	μA
IGES	G-E Leakage Current	VGE = VGES, VCE = 0V	-	-	±400	nA

Note: In the datasheet characterization mode, since only single test condition can be specified at one measurement item, it is necessary to separate the IGES measurement into two parts, positive and negative biased conditions.

To modify the test conditions, (refer to Figure 2-28)

✓ Click the parameter area to move into the edit mode.
✓ Modify the test conditions and ratings according to the datasheet.

1. IGES is used for positive biased measurement and IGES(-) is used for negative biased measurement.
2. For IGES, input the same test conditions as in the datasheet (VGE = 30 V, VCE = 0 V and the max. limit = 400 nA).
3. For IGES(-), the signs of all parameters are reversed and the max. limit is converted to the min. limit.
   (VGE = -30 V, VCE = 0 V and the max. limit = -400 nA)

Figure 2-28 **IGES Test Conditions.**



✓ Open the IGES I/V measurement setup panel. (Figure 2-29)

Following explains the IGES I/V measurement setup. Refer to the corresponding numbers shown in the figure.

4. In the background of the IGES measurement, “IGES” template of the IV measurement mode is used.
5. For gate/bias voltage staircase bias, the MPSMU is used in Voltage force mode with a single step sweep measurement.
6. The single step of 30 V is set as the Start voltage (only the first step with the start voltage is measured).

Note: The start voltage of the gate/base voltage staircase sweep and the source voltage of the drain/collector voltage bias are inherited from the test conditions defined in the datasheet mode (30 V and 0 V).

7. The current compliance of gate bias is automatically defined from the maximum limit defined in the upper level (datasheet mode). This compliance cannot be changed. So, even if the device is completely broken in short mode, the measured current is limited at 460 nA this case.
   Since the current compliance is determined by the maximum limit defined in the datasheet mode, it is not allowed to remove it.

8. Step time determines the wait time before measurement after applying the bias. In this case after waiting 980 ms, ICE is measured with 20 ms measurement time (1 PLC at 50 Hz region).

Note: The IV measurement mode can only use the fixed current ranging. Therefore, the current range is determined by the current compliance value.

Note: If the input capacitance of the gate of the DUT is large, the default wait time (980 ms) is possibly not enough to charge the gate input capacitance due to the charge current limitation by the current compliance.

- ✓ If the wait time is not long enough, the measured current exceeds the maximum limit defined as the test conditions in the datasheet mode, and it reaches the current compliance value (460 nA, in this case).
- ✓ In such a case, set a longer Step Time, for example, as like 2 seconds.

Figure 2-29 IGES I/V Measurement panel.



Verification of the IGES measurement setup

After the detail I/V measurement setup is finished, it is recommended to perform the verification of the measurement setup. Follow the next steps by referring to the number in Figure 2-29

9. Click the measure button, and the measurement result is displayed in the graph area.

✓ To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

For IGES(-): IGES(-) I/V measurement setup and verification

Repeat the I/V measurement setup and verification for IGES(-) parameters by opening the IGES(-) I/V measurement setup panel.

5.4 VGE(th)

Gate threshold voltage, VGE(th) is defined as the gate voltage when the specified collector/drain current flows with the specified collector/drain bias condition.
Typically, in the datasheet of the power devices, the gate to emitter voltage VGE is defined as being the same as the collector voltage VCE. It means that the gate and the collector of the DUT are connected together.

To set up VGE(th) measurement parameters

Modify test conditions based on the conditions described in the datasheet. For example, here is a description of VGE(th) in the datasheet. VGE(th) is defined at IC = 250 µA, VCE = VGE.

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
On Characteristics						
VGE(th)	G-E Threshold Voltage	IC = 250uA, VCE = VGE	2.5	4	5.5	V
VCE(sat)	Collector to Emitter Saturation Voltage	IC = 40A, VGE = 15V	-	1.1	1.4	V
		IC = 180A, VGE = 15V,	-	1.68	-	V
		IC = 180A, VGE = 15V TC = 125°C	-	1.89	-	V

Note: **Vth measurement method selection:**

In the setup of the datasheet characterization mode, there are two kinds of VGE(th) setup as shown in Figure 2-30.

- ✓ The upper one is used to measure VGE(th) with condition of VGE = VCE. So there is no condition of VCE. When using this setup, the gate and the collector of the DUT are connected physically by the switch in the B1506A test fixture.
- ✓ The lower setup is used to measure the threshold voltage by applying constant collector voltage from SMU.

Figure 2-30 Two types of Vth measurement methods of the B1506A.



To measure VGE(th) of the DUT used in this section, the upper side measurement method is used as shown in Figure 2-30.

To modify the test conditions, (Figure 2-31)

✓ Click the parameter area to move into the edit mode.
✓ Modify the test conditions and ratings according to the datasheet.

Figure 2-31 VGE(th) test conditions used in the example.

Note: If a typical value is listed in the datasheet, it is useful to input the value in the “Note” section as a reference.

✓ Open the ICES I/V measurement setup panel. (Figure 2-32)

Following explains the VGE(th) I/V measurement setup. Refer to the corresponding numbers shown in the figure.

1. The “VGE(th)” template of the IV measurement is used for this measurement.
2. Same MPSMU are used for both gate/base current staircase sweep and drain/collector current staircase sweep.
3. The current output mode of the MPSU is used and the start value of the current sweep is inherited from the test conditions in the datasheet mode.
4. By forcing the specified current, it is possible to measure VGE(th) with a single spot measurement.
5. The compliance voltage is defined from the maximum voltage defined in the datasheet mode.

Note: Since the voltage compliance is determined by the maximum limit defined in the datasheet mode, it is not allowed to remove it.

Figure 2-32 VGE(th) test setup.



Verification of the VGE(th) measurement setup

After the detail I/V measurement setup is finished, it is recommended to perform the verification of the measurement setup. Follow the next steps by referring to the number in Figure 2-32

6. Click the measure button, and the measurement result is displayed in the graph area.

✓ To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

To delete VGE(th) with constant VCE

Since there is no definition of VGE with constant VCE in the datasheet of the DUT used in the example, delete the setup of the lower VGE(th) by right-clicking it, and select “Delete” from the pop-up menu (Figure 2-33), or select the item and click the delete button in the ribbon menu (Figure 2-34).

Figure 2-33 Deleting VGE(th) test setup by right clicking the test definition.



Figure 2-34 Deleting VGE(th) test setup using the setup ribbon menu.



5.5 VCE(sat)

VCE(sat) is defined as a collector to emitter voltage when the specified collector current is flowing with the specified gate voltage. This parameter is typically used to estimate a conduction loss of IGBT.

To set up VCE(sat) measurement parameters

Typically, VCE(sat) is defined with two different collector current conditions as shown in Figure 2-35. In this demonstration, the VCE(sat) is defined at IC=40 A and 180 A.
In this case, duplicate the setting of the existing VCE(sat) and modify the test conditions by following the datasheet parameters.

Figure 2-35 VCE(sat) defined in two conditions, at IC = 40 A and 180 A.

On Characteristics						
VGE(th)	G-E Threshold Voltage	IC = 250uA, VCE = VGE	2.5	4	5.5	V
VCE(sat)	Collector to Emitter Saturation Voltage	IC = 40A, VGE = 15V	-	1.1	1.4	V
		IC = 180A, VGE = 15V,	-	1.68	-	V
		~~IC = 180A, VGE = 15V~~ TC = 125°C	-	1.89	-	V

VCE(sat) test conditions for IC=40 A

Follow the next steps to setup the first VCE(sat) test (Figure 2-36).

- ✓ Input the same test condition as in the datasheet (VGE = 15 V and IC = 40 A).
- ✓ Pulse width has to be chosen carefully not to damage the device by exceeding the safe operating area (SOA) limit of the device (See VCE-VGE measurement). For the device used in the example, 200 µs is enough).

Note: **SOA limit using UHCU:**

Refer to "**SOA and Current Load FET in Qg test**" for SOA limitation using UHCU.

- ✓ Input the same maximum limit and typical value as in the datasheet.

Figure 2-36 VCE(sat) test conditions defined at IC=40 A.



- ✓ Open the VCE(sat) I/V measurement setup panel. (Figure 2-37)

VCE(sat) I/V setups:

Following explains the VCE(sat) I/V measurement setup. Refer to the corresponding numbers shown in the figure.

1. VCE(sat) measurement template, which is based on the VCE-VGE measurement, is used. This setup outputs the specified pulsed constant collector current and measures the collector voltage.
2. The source value of the "Gate/Base Voltage Pulse Bias" parameter, "Start" value and "Pulse Width" of the "Drain/Collector Current Pulse Sweep" parameters are inherited from the test conditions defined in the datasheet mode.
3. The voltage compliance of the drain/collector bias is automatically determined by the maximum limit defined in the datasheet mode (+1 V).
4. In the VCE-VGE measurement, UHCU is used in current pulse mode (IPulse) which applies pulse with the specified current value.
5. The compliance voltage specified in the drain/collector bias setting is the maximum voltage limit of the voltage source in the UHCU.

Note: In the UHCU, the output current is determined by the setting voltage of the internal bias source (Vset), output resistor and resistance of the DUT. For details of UHCU setting tips, refer to "**UHCU Details and Measurement Tips**" section.

Figure 2-37 VCE(sat) test conditions for current pulse at IC=40 A.



VCE(sat) pulse parameter setup:

Figure 2-38 shows the pulse setup parameters and the pulse timing.

6. There are following two parameters to set the pulse start timing.
   6a: Gate/Base Pulse Delay time
   6b. Drain/Collector Pulse delay time
   Normally, the gate/base bias is set to start prior to the

drain/collector bias to turn the DUT on before applying the drain/collector bias.

7. Pulse period setting
   Pulse period is the time between the two measurement pulses. When “Auto Period” is enabled (refer to number 7a.), pulse period is automatically determined to make duty ratio maximum. “Auto Period” is typically used if there is no specific requirement in the timing.

Figure 2-38 VCE(sat) pulse test parameters and the pulse timing.



Note: For UHCU, 0.4 % is the maximum duty ratio for 500 A, and 0.1 % is the maximum duty ratio for 1500 A range.
For HCSMU (B1506A-H21), the maximum duty ratio depends on the output current range (refer to the datasheet of B1506A).

Verification of the VCE(sat) at IC=40 A measurement setup

After the detail I/V measurement setup is finished, it is recommended to

perform the verification of the measurement setup before going to set the second IC test condition. Follow the next steps by referring to the number in Figure 2-38.

8. Click the measure button, and the measurement result is displayed in the graph area.

✓ To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

VCE(sat) test conditions for IC=180 A

After determining the first VCE(sat) test condition, the second VCE(sat) test condition at IC=180 A is set by duplicating the first setup to re-use the proven settings defined in the first VCE(Sat) IV measurement setup.

To duplicate the existing test setup:

There are the following two ways to duplicate the existing test setup. Duplicate the existing VCE(sat) measurement setup from one of the following two ways.

Method 1: Duplicate Setup from the pop up menu:

✓ Right-click the parameter to be modified excepting the input parameters. (Refer to Figure 2-39.)
✓ Select the “Duplicate” from the pop-up menu.

Figure 2-39 Selecting "Duplicate" from the pop up menu.



Method 2: Duplicate Setup from the ribbon menu of the Datasheet Characterization mode panel.

- ✓ Click the parameter to be modified excepting the input parameters, and select the measurement setup. . (Refer to Figure 2-40.)
- ✓ Click the "Duplicate" button in the ribbon menu.

Figure 2-40 Selecting "Duplicate" from the ribbon menu.



- ✓ The Copy of the setup for VCE(sat) is created as VCE(sat)_1. Then modify the test conditions of them based on the datasheet parameters.
  In the VCE(sat) example, enter IC=180 A as shown in the next figure.



Note

In the datasheet, only the typical value is defined when IC is 180 A. But the maximum limit is used to determine the voltage compliance in the detailed setup. This cannot be removed. So put a large enough value to pass the criteria as the maximum value and write the typical value in the Note field as a memo.

Verification of the VCE(sat) at IC=180 A measurement setup

- ✓ After the detail I/V measurement setup is finished, it is recommended to perform the verification of the measurement setup
- ✓ To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

5.6 VF of freewheeling diode

VF is defined as forward voltage at the specified forward current of freewheeling diode which is built inside the IGBT package or built-in diode of the power MOSFET.

To set up VF measurement parameters

Modify test conditions based on the conditions described in the datasheet. For example, here is a description of VFM in the datasheet. The diode forward voltage is defined at IF=20 A.

Symbol	Parameter	Test Conditions		Min.	Typ.	Max	Units
V_{FM}	Diode Forward Voltage	I_F = 20A	T_C = 25°C	-	1.2	1.6	V
			T_C = 125°C	-	1.04	-	

To modify the test conditions, (refer to Figure 2-41)

✓ Click the parameter area to move into the edit mode.
✓ Modify the test conditions and ratings according to the datasheet.

1. Change the name of the symbol according to the datasheet, from "VF" to "VFM"
2. Input the same test condition as in the datasheet (VGE = 0 V and IF = 20 A).
3. Pulse width has to be chosen carefully not to damage the device by exceeding the SOA limit of the device (See VCE-VGE measurement).
   (For the device used in this example, 200 µs is enough).
4. Input the same maximum limit and typical value as in the datasheet.

Figure 2-41 VFM test conditions.



✓ Open the IF-VF I/V measurement setup panel. (Figure 2-42)

Following explains the IF-VF I/V measurement setup. Refer to the corresponding numbers shown in the figure.

5. IF-VF template of the IV measurement mode is used to measure VF.
6. This setup forces single step current pulse in the DUT and measures the voltage.
   Since the polarity of VF is inverse of VCE as shown in the next figure, the start current for VF measurement is to set in negative polarity value of the specified IF.



7. The source value of gate/base voltage pulse bias, start value and pulse width of drain/collector current pulse sweep are inherited from the test condition defined as the datasheet setup.

Note: Normally, in the VF measurement, only the IF value is supposed to be modified.
In some cases, depending on the device characteristics, the pulse width may have to be modified, too. In this case, the same pulse width as used in the IC-VCE measurement is basically used.

Figure 2-42 VFM test setup.



Verification of the VFM measurement setup

After the detail I/V measurement setup is finished, it is recommended to perform the verification of the measurement setup

8. Click the measure button, and the measurement result is displayed in the graph area.

✓ To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

5.7 Capacitance (Cies, Coes, Cres)

Capacitance characterization in the datasheet mode supports the following parameters.

IGBT: Cies, Coes and Cres
MOSFET: Ciss, Coss and Crss

To setup capacitance measurement parameters

Capacitance measurement is quite simple.

✓ Specify the same test conditions as in the datasheet works fine for a relatively small device.

Note For large capacitance measurement or enhancing the measurement accuracy, refer to the "**Capacitance Measurement Tips**" section.

To modify the test conditions, (refer to Figure 2-43.)

Modify the test conditions based on the conditions described in the datasheet. For example, here is a description of the dynamic characteristics of the capacitor components in the datasheet.

Dynamic Characteristics						
Symbol	**Parameter**	**Test Conditions**	**Min.**	**Typ.**	**Max.**	**Unit**
Cies	Input Capacitance	VCE = 30V, VGE = 0V, f = 1MHz	-	3880	-	pF
Coes	Output Capacitance		-	305	-	pF
Cres	Reverse Transfer Capacitance		-	180	-	pF

Set the test conditions for each parameter by the following steps by referring to the number shown in the figure.

1. Enter the test conditions for VGE, VCE and measurement frequency.
2. Enter the maximum test limits. Although there is no maximum specification in the datasheet, it is recommended to enter some larger value for pass/fail judgment of the software. If the max. value is smaller than the measurement value, then the measured value is shown in red color as shown in the bottom of the figure by the red arrow.
3. Entering a typical value is recommended in the case of no max. value in the datasheet.

Figure 2-43 Capacitance test conditions.



The detail of the Capacitance measurement setups

To measure the capacitance parameters, the capacitance measurement mode is used.

- ✓ For Cies measurement, “Cies” template of the capacitance measurement mode is used as shown in Figure 2-44.
  Coes and Cres are the same, and not showing in the setup windows.
- ✓ Measurement frequency, VGE and VCE to measure capacitance are inherited from the test conditions defined as the datasheet setup.
- ✓ Basically there is no need to change the measurement parameters in the capacitance measurement setups.
  The available options are AC level (measurement signal level) and N PLC (number of power line cycle) measurement time.

Figure 2-44 Cies Capacitance measurement example.



Note: In the capacitance measurement mode, connection of bias-T, AC block resistor and AC short capacitance are automatically changed to measure each capacitance parameter respectively.

Reference: Refer to the section "**Capacitance Measurement Techniques**" for details of the measurement circuitry including the AC short capacitor.

Verification of the Cies capacitance measurement setups

After the capacitance measurement setup is finished, it is recommended to perform the verification of the measurement setup.

- ✓ Click the measure button, and the measurement result is displayed in the graph area.
- ✓ To save the test setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

Verification of the Coes, Cres capacitance measurement setups

Repeat the verification for Coes and Cres as in the Cies setup.

5.8 Gate charge (Qg, Qge, Qgc)

Gate charge (Qg) measurement measures a charge injected into the gate terminal to raise the gate voltage with a constant gate current and to turn the device from off state to on condition.

Reference: Refer to the section "**Gate Charge Measurement Basics**" for details of the measurement circuitry including the AC short capacitor

To setup gate charge measurement parameters

Modify the test conditions based on the conditions described in the datasheet as shown in Figure 2-45. For example, here is a description of Qg characteristics in the datasheet.

Switching Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Qg	Total Gate Charge	VCE = 200V, IC = 40A, VGE = 15V	-	169	-	nC
Qge	Gate to Emitter Charge		-	22	-	nC
Qgc	Gate to Collector Charge		-	69	-	nC

In the case if the gate charge parameters are defined with constant collector current (or drain current) as in the example case, the settings of Qg measurements are straightforward. Simply enter the specified parameters to the test conditions field as inm the datasheet.

Set the test conditions for each parameter by following steps by referring to the number shown in the figure.

1. Enter the test conditions for Vg(on), Vg(off), Vce and Ic for the parameters Qg, Qge and Qgc.
2. Enter the maximum test limits. Although there is no maximum specification in the datasheet, it is recommended to enter some larger value for pass/fail judgment of the software. If the max. value is smaller than the measurement value, then the measured value is shown in red color as shown in the bottom of the figure by the red arrow.
3. Entering a typical value is recommended in the case of no max. value in the datasheet.

Figure 2-45 . Qg test condition setup.



Note

When the load resistance is specified to measure Qg in the datasheet, it is recommended to convert the resistance value to the current value using the conversion as (I = VCE/Resistance value).
This is because the Qg measurement of the B1506A uses different methodology (i.e. constant current load instead of resistance).
For more details of Qg settings, refer to "**Chapter 5 Gate charge measurement**".

Tips

For Vge(off) (or Vgs (off)), normally 0 V is used as in the Qg curve in the graph section of the datasheet. (Figure 2-46)

Figure 2-46 **Gate charge characteristics example.**



How to choose a current load FET

Generally, a same device as the DUT can be used as a current load FET. But there is a potential risk of damaging the current load FET if the test condition exceeds the safe operating are (SOA) of the current load FET.

Tips:

Since the current load FET is used at its saturation area (constant drain current area), there is a potential risk of device breakdown due to its SOA limit.
Therefore, it is recommended to choose a device with wider SOA than the DUT, if possible.
Refer to the "**SOA and Current Load FET in Qg test**" section for a more detailed explanation.

In the B1506A's demonstration purpose, IXTX200N10L2 N-Channel MOS-FET is used as a standard current load.

It has the following characteristics.

✓ VDSS: 100 V

- ✓ IDM(pulse): 500 A
- ✓ RDS(on): 11 mΩ
- ✓ SOA limit: If the maximum 60 V from UHCU is consumed at the device, it can be used as a current load up to 200 A.

Qg setup

To measure Qg in the datasheet, gate charge measurement mode of Easy Test Navigator is used.

- ✓ Open the gate charge measurement setup panel. (Figure 2-47)
  The following parameters come from the test condition setup from the datasheet setup, and they are inherited from the test conditions defined in the datasheet setup. (Refer to the number in the figure for corresponding items.)

1. Vds(off) = Vce(off)
2. Id(on) = Ic(on)
3. Vgs(off) = Vge(off)
4. Vgs(on) = Vge(on)
5. Input the Vth from the VGE(th) (VGS(th) for MOSFET) to the Vgs(th) in the definition area of Qg curve.

Figure 2-47 Gate Charge Measurement window.



6. Gate current (Ig) is not usually picked up from the datasheet. The Ig parameter used in the B1506A is determined by the

following steps.

Calculate the required charges (Rq) to drive the gate using the following formula:
- Rq = (Qg (from the datasheet)) / VGE (Test condition)) + 1.6 nF) x ((VGE (Test condition) + 3.5) x (1.5 ~ 2)
Using the example parameters, Rq can be calculated as;
- Rq = (169 (nC) / 15 (V) + 1.6 (nF)) x (15 (V) + 3.5) x (1.5 ~ 2)*
  = 238 x (1.5 ~ 2) nC
  = 357 ~ 476 nC.

Note:
This charge must be forced to the gate within one gate pulse width period.
*: x (1.5 ~ 2) factor is multiplied to compensate the actual current from MCSMU. The MCSMU current in a short transient period is typically lower than the set value, and adding this factor is recommended.

a) Calculate the minimum Ig required to charge Rq in default 400 µs gate pulse.
   - Min. Ig .= **Rq /** 400 µs
   Using the required charge in the previous step is calculated as,
   - Min. Ig = (357 ~ 476) nC / 400 µs = 0.89 mA ~ 1.19 mA
b) Determination of Ig used in the Qg measurement.
   Using the min Ig calculated in the previous step, 1 mA is used in the example Qg measurement.

Note: For more details of the Ig determination background, refer to the "**How to determine Ig to measure gate charge**" section for a more detailed explanation.

Note: Some datasheet describes Ig for Qg measurement, but this Ig is to drive the gate in a real switching speed. For B1506A, a Ig cannot be used because the actual switching speed is too fast for B1506A.

Verification of the Qg measurement setup

After the detail Qg measurement setup is finished, it is recommended to perform the verification of the Qg measurement setup. (Refer to Figure 2-48)

7. Click the measure button, and the measurement result is displayed in the graph area.
8. To save the setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”,
   or click save button in the ribbon menu.

Figure 2-48 Qg measurement setup verification.



Qge, Qgc setup

Repeat the steps shown in Qg setup for Qge and Qgc setups and the verification of the setups.

To Delete gate plateau voltage Vge(pl)

Since there is no definition of the gate plateau voltage, Vge(pl) in the datasheet of the sample device, this test can be removed.

Delete the setup of the Vge(pl) by right-clicking it and select “Delete” from the pop-up menu (Figure 2-49), or select the item and click the delete button in the ribbon menu (Figure 2-50).

Figure 2-49 Deleting Vge(pl) parameter from the datasheet using popup menu.



Figure 2-50 Deleting Vge(pl) parameter from the datasheet using the ribbon menu.



Step 6 Creating Measurement Conditions of Graph Characteristics

This step demonstrates how to create each measurement setup of the graph characterization for the following devices.

6.1 IC-VCE characteristics

6.2 IC-VGE characteristics

6.3 VCE-VGE characteristics

6.4 VF (Freewheel diode) characteristics

6.5 CV characteristics

6.6 Gate charge characteristics

Characteristics Graphs section locates the bottom section of the Datasheet Characterization panel. To setup the measurement and graphics display parameters, place the mouse cursor on top of the graphics or the graph parameters, then click the item to edit.

6.1 IC-VCE characteristics

To setup IC-VCE graphics measurement parameters

FGA180N33ATD Measurement condition of IC-VCE output characteristics:

- ✓ IC: 0 - 200 A
- ✓ VGE: 0 - 6 V
- ✓ VGE: 6, 7, 8, 9, 10, 12, 15, 20 V

Follow the next steps to setup the parameters.

1. Graphic scale setup

Modify ranges of the vertical axis and the horizontal axis of the graphics (refer to Figure 2-51) the same way as in the datasheet.

Figure 2-51



- ✓ Set collector current: 0 - 200 A
- ✓ Set collector voltage: 0 - 6 V

2. Gate voltage steps

Modify the gate voltage steps by opening the setup of the IC-VCE measurement by referring to Figure 2-52.

- ✓ Open the setup window from one of the following two ways:

  c) Right click the item and select “Setup” from the pop-up list.

or

d) Select the item and click the setup button in the ribbon menu.

Figure 2-52 To open the IC-VCE setup.



✓ The IC-VCE setup window opens as shown in Figure 2-53.
✓ Click on the list numbers of the step list to expand the number list to edit mode. (Figure 2-53(a))
✓ Modify the list of the gate sweep voltage same as the datasheet (6 V, 7 V, 8 V, 9 V, 10 V, 12 V, 15V, 20 V).
Figure 2-54 shows how the gate step voltage can be changed. Follow the next steps by referring to the number in the figure.
There are already 6, 7, 8, 9, 10, 15, 20 V in the list, and the missing 12 V is added.

1. Click 15 V.
2. Click Insert icon.
3. 0 V is inserted.
4. Change the inserted 0 V to 12 V.

✓ Modify the stop voltage of the collector voltage sweep to 30 V to cover the whole area of the chart as shown in Figure 2-53(b).

The stop voltage is determined by using the following formula,
Vset > (max. Vout) + (current compliance) x Rout,
and it is,

6 V + 200 A x 120 mΩ = 30 V
where 120 mΩ is the value of the output resistance at 500 A range of Ultra High Current Unit (UHCU).

Refer to section "**How to set UHCU's V/I parameters for VCE(sat)**:" for the detailed explanation of the UHCU operation.

Figure 2-53 IC-VCE setup window.



Figure 2-54 Gate step voltage modification.



Verification of the IC-VCE measurement setup

After the detail measurement setup is finished, it is recommended to perform the verification of the measurement setup

✓ Click the "Measure" button of the IV measurement setup to confirm the settings. (Refer to Figure 2-55(a).)

Figure 2-55

a) Ic-VCE setup and the output.



b) Updated Datasheet graph.



✓ To save the setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”,
or click save button in the ribbon menu.

✓ The graph in the datasheet is updated as shown in Figure 2-55(b).

6.2 IC-VGE transfer characteristics

IC-VGE transfer characteristics measures the collector current by sweeping the gate voltage under the fixed collector voltage condition.

SMU must be used in the measurement which requires fixed Vce. The B1506A-H51/H71 model uses MPSMU, and the B1506A-H21 uses HCSMU.

The maximum output current used in this measurement is shown next.
- MPSMU: 100 mA
- HCSMU: 20 A

FGA180N33ATD Measurement condition of IC-VGE transfer characteristics:

- ✓ VCE: 20 V
- ✓ ICE: 0 - 200 A
- ✓ VGE: 0 - 10 V

Note: UHCU in B1506A-H51/H71 cannot hold the fixed voltage while the output current is changing due to the voltage drop by the output resistance of UHCU. Therefore the measurement results may differ from the expected test results. Refer to "**How to set Voltage force mode setup:**" for more details about this.

Note: To measure IC-VGE (or ID-VDS) at higher current, Ic-Vge for Expanders (or Id-Vgs for Expanders) application of EasyEXPERT is useful.

To set up IC-VGE graphics measurement parameters

In the example measurement, MPSMU is used as the collector supply, and maximum current is 100 mA.
Follow the next steps to set up the parameters.

1. Graphic scale setup

Modify ranges of the vertical axis and the horizontal axis of the graphics the same as the datasheet by referring to Figure 2-56.

Figure 2-56



✓ Change the maximum collector current to 100 mA.

2. IC-VGE measurement setup

Modify the measurement setup by opening the IC-VGE I/V measurement setup window. (Refer to Figure 2-52, IC-VCE example to open the measurement setup window.)

✓ The IC-VGE setup window opens as shown in Figure 2-57.

Follow the next steps to setup the IC-VGE I/V measurement by following the number and corresponding one in the figure.

1. For IC-VGE I/V measurement, “IC-VGE” template of the I/V measurement is used.
2. Click the drive unit button (UHCU is selected), and drive selection pull-down menu opens.
3. Click "MPSMU".
4. MPSMU is set as the Drain/Collector voltage source, and the input field changes for MPSMU setup parameters.
5. Change Collector Pulse Bias source to 20 V
6. Change the current compliance to 100 mA
7. Note that the pulse width is set to 500 µs
8. Check the sweep stop V of the gate, 10 V.
9. Click the "Start Measurement" button.
   IC-VGE measurement is made (Figure 2-58(a).
10. Save the setup and the measurement data by pressing "save" icon. (Figure 2-58)
11. The datasheet graph is updated (Figure 2-58(b)).

Figure 2-57 IC-VGE I/V measurement setup for MPSMU.



Figure 2-58

a) Ic-VGE setup and the output.



11. b) Updated Datasheet graph.



Reference:

High current IC-VGE measurement using UHCU:

You may have interest about the test result of IC-VGE using UHCU for measuring to more than 100 A.
IC-VGE measurement using UHCU is introduced in "**IC-VGE output characteristics measurement using UHCU**:" section.

6.3 VCE-VGE characteristics - VCE(sat)

VCE-VGE characteristics is known as the collector saturation voltage characteristics, VCE(sat).

FGA180N33ATD Measurement condition of VCE-VGE transfer characteristics:

Figure 2-59 shows typical VCE(sat) versus VGE characteristics.

Figure 2-59 VCE-VGE saturation voltage characteristics.



To set up VCE-VGE graphics measurement parameters

Follow the next steps to setup the parameters.

1. Graphic scale setup

Modify ranges of the axis of the graphics the same as the datasheet by referring to Figure 2-60.

Figure 2-60



✓ Collector to Emitter voltage: 0 - 20 V
✓ Gate to Emitter voltage: 0 - 20 V

2. VCE-VGE I/V Measurement steps

Modify the measurement setup by opening the VCE-VGE I/V measurement setup window. (Refer to Figure 2-52, IC-VCE example to open the measurement setup window.)

✓ The VCE-VGE setup window opens as shown in Figure 2-61.

Follow the next steps to set up the VCE-VGE I/V measurement by following the number and corresponding one in the figure.

1. For VCE-VGE I/V measurement, “VCE-VGE” template of the I/V measurement is used.
2. Modify the list of the collector current same as the datasheet, as 20, 40, 90 and 180 A.
   (Refer to Figure 2-61.)
3. Gate / Base bias sweep range and the voltage compliance are inherited from the test conditions defined as the datasheet setup.
4. Modify the pulse width of the drain/collector current pulse setup from 500 µs to 300 µs. (Figure 2-62.)
5. Click the "Start Measurement" button.
   VCE-IGE measurement is made (Figure 2-63).
6. Save the setup and the measurement data by pressing "save" icon. (Figure 2-63)
7. The datasheet graph is updated (Figure 2-64).

Figure 2-61 VCE-VGE I/V measurement setup for VCE(sat) measurement.



Figure 2-62 Pulse setup.



Figure 2-63 VCE-VGE measurement result.



Figure 2-64 VCE-VGE graph updated in the datasheet characterization panel.



Note:

The pulse width used in VCE-VGE measurement has to be chosen carefully not to exceed the SOA limit of the device.

In this example, the maximum collector current and collector voltage are 180 A and 20 V respectively. Figure 2-65 shows the SOA characteristics of the device, UHCU's maximum output range in 500 A range, and the 180A - 20 V line. From the SOA characteristics of FGA180N33ATD, the maximum allowable pulse width is determined as 300 µs to 400 µs.

By reducing the compliance (voltage) setting to about 45 V, which satisfies the 180A and 20 V output in 500 A range, HCU's absolute output power can be also limited.

Figure 2-65 SOA limit and pulse width setting.



Tips:

How to determine an appropriate pulse width

Shorter pulses like those with a 200 µs pulse width sometimes distort the VCE(sat) curve at the off state and may not be used in the case when the IC is small like 20 A, which is the specification parameter of ICE(sat) used in the example.

When using the 200 µs pulse width, for example, measured VCE-VGE curve with 20 A collector current becomes erroneous as shown in Figure 2-66. The VCE curve shows a flat voltage at lower VGE where the device is close to off state.

This phenomenon is caused by a slow voltage rise time or response time at relatively low current when the UHCU is used in current force mode (IPulse).

Figure 2-66 VCE(sat) at 200 µs pulse width.



Figure 2-67 shows the VCE(sat) pulse waveforms of VCE and ICE in both on and off state when IC is set to 20 A and pulse width is 1 ms.

Figure 2-67(a) shows the on sate VCE-VGE curve (left) and the pulse waveform on the right, where the ICE pulse rises up to the specified current (20 A) at 1.1256 V on voltage (refer to the pulse shape and marker reading at VCE =1.1256 V and IC =19.91 A at 200 µs pulse position).

Figure 2-67 VCE(sat) Oscilloscope View of ON and OFF state.
(a) ON state pulse



(b) OFF state pulse



Figure 2-67(b) shows an example of the off state VCE-VGE curve at 1 ms pulse timing (left) and the pulse waveform (right) from 0 to 1ms span. Since the device is in off state, actually the specified ICE current (20 A) may not be forced. In the example case shown in the figure, the voltage pulse waveform is still in the middle of the voltage rise process, trying to force the specified 20 A current. As a result, the marker reading is 10.258A and 9.1869 V at 200 µs pulse timing, and this voltage reading is somewhat lower than the expected voltage considering the voltage waveform is still rising.
(Note that the reading of the off-state voltage measurement is actually limited by the voltage compliance setting of the test setup.)

So, to measure the VCE(sat)-VGE curve using the constant current mode with various VGE settings, it is necessary to choose an appropriate pulse width to get the expected VCE-VGE curve as in the datasheet.

The following two conditions must be met to get a satisfactory result

- ✓ Short enough pulse for not to damage the device.
- ✓ Long enough pulse to raise the voltage enough.

Note: Actually, the 1 ms pulse width is not allowed for VCE-VGE measurement with 180 A collector current in the example device because it exceeds the SOA limit. Even when using a shorter pulse width like 300 µs as in the example, the measured voltage at the off-state is lower than the expected value.
But, one of the key points to measure the VCE-VGE curve is to know the VGE voltage that the VCE status changes from on to off.
The VCE-VGE slope in the off state is not so important, and the lower measurement voltage in the off state will not be an issue.

Note Refer to the "**How to Use Oscilloscope View**" section to use Oscilloscope View.

6.4 VF Freewheeling diode forward characteristics

To set up VF graphics measurement parameters

Follow the next steps to setup the parameters.

1. Graphic scale setup

In the datasheet of this device, the vertical axis of the IV-VF chart is log scale.

Follow the next steps.

1. Modify the scale mode of the chart first. (Refer to Figure 2-68.) Click the icon in the top-right corner of the chart to display the setting of scaling.
2. Change the scale mode of the Y axis from “Linear” to “PositiveLog”.
3. Modify the range of the vertical and horizontal axis according to the graph in the datasheet. (Figure 2-69)

Figure 2-68 Changing the Y axis scaling mode.



Figure 2-69 Changing the X and Y axis scaling.



2. VF measurement setup

Modify the measurement setup by opening the IF-VF I/V measurement setup window. (Refer to Figure 2-52, IC-VCE example to open the measurement setup window.)

Follow the next steps by referring to Figure 2-70.

4. Open the setup and modify the stop voltage high enough to cover the maximum current and voltage which are the maximum on voltage of the diode and the voltage drop of UHCU's output resistor as,.
   2.5 V + 100 A x 120 mΩ = 14.5 V
5. Set the number of steps properly to make measurement faster and also to maintain proper voltage steps.

Figure 2-70 IF-VF I/V measurement setup.



Verification of the IF-VF measurement setup

After the detail measurement setup is finished, it is recommended to perform the verification of the measurement setup

✓ Run the measurement.
✓ To save the setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.
or click Save icon in the ribbon menu.

✓ The IF-VF graph in the datasheet is updated as shown in Figure 2-71.

Figure 2-71 IF-VF Freewheel diode forward characteristics.



6.5 CV characteristics

To set up CV graphics measurement parameters

Follow the next steps to setup the parameters.

1. Graphic scale setup

Modify the scaling mode to "Linear" and the range of the vertical and the horizontal axis according to the CV graph shown in the datasheet.

Follow the next steps.

1. Modify the scale mode of the chart first. (Refer to Figure 2-72.) Click the icon in the top-right corner of the chart to display the setting of scaling.
2. Change the scale mode of the Y axis from “PositiveLog” to “Linear”.
3. Modify the range of the vertical and horizontal axis according to the graph in the datasheet. (Figure 2-73)

Figure 2-72 Changing Scaling mode.



Figure 2-73 Change X and Y axis scaling.



2. CiesCoesCres-VCE CV measurement setup

Modify the measurement setup by opening the **CiesCoesCres-VCE** measurement setup window. (Refer to Figure 2-52, IC-VCE example to open the measurement setup window.)

✓ Modify the measurement frequency according to the condition defined in the datasheet. (Refer to Figure 2-74.)

Note: If the measured CV curves differ from the curves in the datasheet, try to change the frequency to 100 kHz to reduce influences from residual inductance, resistance and stray capacitance of the switching system.

Figure 2-74 CiesCoesCres-*VCE* measurement setup



Verification of the CV measurement setup

After the detail measurement setup is finished, it is recommended to perform the verification of the measurement setup

✓ Run the measurement.
✓ To save the setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

✓ The CV graph in the datasheet is as shown in Figure 2-75.

Figure 2-75 . CiesCoesCres-VCE datasheet characteristics graph.



6.6 Vge-Qg gate characteristics

Depending on the devices in the market, multiple Qg curves with different measurement conditions are described in the same characteristics graph, for example at two different Vcc test conditions.

The Qg graph of the datasheet mode can only display curves with a single measurement condition. Therefore, it is necessary to duplicate the setup to display multiple Qg graphs of different test conditions.

To setup Qg graphics measurement parameters

Follow the next steps to setup the parameters.

1. Graphic scale setup

Modify the range of the vertical axis and horizontal axis of the Qg graph according to the datasheet. (Refer to Figure 2-76.)

Figure 2-76 Qg graph scaling (IC = 40 A, VCE = 100 V).



2. VGE-Qg measurement setup

Modify the measurement setup by opening the VGE-Qg gate charge measurement setup window. (Refer to Figure 2-52, IC-VCE example to open the measurement setup window.)

✓ Modify the test setup the same way as shown in Figure 2-77.
The same collector current as the Qg datasheet parameters is also used to measure the VCE-Qg graph.

Figure 2-77 Vge-Qg Gate charge measurement setup.



Verification of the Qg measurement setup

After the detail measurement setup is finished, it is recommended to perform the verification of the measurement setup

- ✓ Run the measurement.
- ✓ To save the setup and the test result in the datasheet, save the setup by selecting “File”-->”Save”.

- ✓ The Qg graph in the datasheet is updated after finishing the measurement

To setup 2nd Qg graphics measurement

- ✓ Duplicate the modified setup and modify the off voltage of the duplicated VGE-Qg graph.

To duplicate graph:

Figure 2-78 shows two ways to duplicate the graph.
(a) Simply right click on the graph and click on the Duplicate pop-up menu, or (b) click on the "Duplicate" button in the ribbon menu after selecting the graph.

Figure 2-78 Duplicating graph setup (IC = 40 A, VCE = 200 V).

(a) Right click, and select from the pop-up menu.



(b) Select from the menu bar.

To set up off voltage

✓ Set second Vds(off) test condition (Figure 2-79).

Figure 2-79 2nd Vge-Qg Gate charge measurement setup for different Vds.



Verification of the 2nd Qg measurement setup

Verify the measurement as the same way of the first parameter measurement and save the setup.

Step 7

Updating the Entire Setup

To update the modified setup of the entire measurement, select “Save” to update the current setup or “Save as” to save it under a different file name.

Figure 2-80 "File -> Save" saves the entire setup.



Step 8 Run the Test of Entire Parameters and Graphics

To run the entire measurement, confirm that all measurement items are “Checked”, and then click the “Measure button.

1. To start test

✓ Click the “Measure button.
The measure button is shown in Figure 2-81.

Figure 2-81 Start measure button.



Tips: Two measurement mode options

The datasheet measurement mode has two options as shown in Figure 2-82.

✓ "Without data cleared" option starts measurement by keeping the existing data, and updates the existing result after the new measurement has finished. (Refer to Figure 2-83.)
✓ "With data cleared" option clears all the existing data and starts new measurements. (Refer to Figure 2-84.)

Figure 2-82 Two start measurement options.



Figure 2-83 Measurement under "Without data cleared" option.



Figure 2-84 Measurement under "With data cleared" option.



2. Device setup confirmation for I/V and CV measurements

- ✓ At the beginning of the measurement, the dialogue box shown in Figure 2-85 appears. This dialog box indicates the check of the connection for IV/CV measurement.
- ✓ After the confirmation of the connection, click “OK” to start the measurement.

Figure 2-85 Dialog box for confirming the connections for I/V and CV measurements.



- ✓ All the device parameter and graphics characterization measurements except for the Qg measurement are performed sequentially.
- ✓ Basically, measurement starts from the top to the bottom of the list as shown in Figure 2-86.

Note: After the completion of all the measurements for IV and CV items, the dialogue box indicating to check for the connection of Qg measurement appears

Figure 2-86 Test continues from the top to bottom.



✓ After the completion of the IV and CV parameter measurement, the test continues to the graphics characteristic measurements.

✓ During the measurement (Refer to Figure 2-87)

4. the graph under measurement is blinking and
5. the small window of each measurement mode appears in the bottom right of the screen.

Figure 2-87 Graphic characteristic measurements.



3. Device setup confirmation for Qg measurements

✓ After the completion of all the measurements for the IV and CV items, the dialogue box indicating to check for the connection of Qg

measurement setup appears as shown in Figure 2-88.

✓ After the confirmation of the connection, click “OK” to start measurement.

✓ After finishing the entire measurement, the results are automatically saved in the pre-defined directory shown in Figure 2-89.

Figure 2-88 Dialog box for confirming the connections for Qg measurements.



Figure 2-89 Auto-save the results to pre-defined directory.



Tips: **To set the measurement execution and the priorities.**

1. Measurement priorities

It is possible to put priority to each measurement item.

✓ There are three priorities, first, second and third.

✓ Priority can be changed by clicking the button.



✓ Measurement starts from the top item in the first priority group to the bottom.
✓ Next, move to the top item in the second priority group.
✓ After finishing the second priority group, measurement of the third priority group starts.

Note: Even if the priority of Qg measurement is set as first priority, Qg measurement starts after completing the entire IV and CV measurement including the parameter and graph items.

2. Skipping the measurement

It is possible to skip specific items by removing the "check" mark from the listed items.



✓ You can add/remove the check mark of all items.


Right click and select action
Click here to check all / uncheck all items
VCE(sat)
VCE(sat)_1
VF
Cies
Coes
Cres
Qg
Collector to Emitter Saturation
Check All
Uncheck All
Setup
Import
Duplicate
Delete
Del

Step 9 Reviewing and Checking the Printing Image of the Measurement Result

To see the test results:

✓ To see the test result, click the down arrow in the bottom left of the screen to expand the test result viewer.
The area expands, and you can see the test data files.

To recall test result:

✓ To recall the test result, click the name of the result in the recent data area, or click the “File” icon at the left of the latest test result file.



To display the test results in the datasheet image:

✓ The test result can be printed as the same image as the datasheet.
Click File -> Print of the datasheet characterization drop down menu, or
click the printer icon in the ribbon menu of the Datasheet characterization panel.



✓ Print pre-view panel opens.



Step 10 Printing the Datasheet

To print the datasheet, click the printer icon in the preview panel shown in the previous page.

Tips: **To print in electric format**

- ✓ It is possible to save it in PDF format by installing the printer driver which can print documents in PDF format.
- ✓ Note:
  XPS (XML Paper Specification) is supported by the operating system, and this capability can also be used.



Figure 2-90 shows a sample image of the printed test result of the datasheet characterization mode.

Figure 2-90 Datasheet characterization print example.

Part Number: FGA180N33ATD
Device ID: Sample 1
Description: Fairchild: 330 V, 180 A PDP Trench IGBT



Maximum Ratings

Symbol	Parameter	Test Conditions	Value	Unit	Note
VCES	Collector to Emitter Voltage	Tj=-50 °C to 150 °C	330	V	
VGES	Gate to Emitter Voltage	Conitnuous	-30 to 30	V	
ICM	Pulsed Collector Current	Tc=25 °C	450	A	
IFM	Pulsed Freewheeling Diode Current	Tc=25 °C	450	A	

Characteristics Parameters

Symbol	Parameter	Test Conditions	Min.	Act.	Max.	Unit	Note
BVCES	Collector to Emitter Breakdown Voltage	VGE=0 V, IC=400 µA	330	361.35		V	
ICES	Collector Leakage Current	VCE=330 V, VGE=0 V		71 n	395 µ	A	
IGES	Gate Leakage Current	VGE=30 V, VCE=0 V		100 p	400 n	A	
VGE(th)	Gate to Emitter Threshold Voltage (VCE	IC=250 µA	2.5	4.159	5.5	V	Type. 4 V
VCE(sat)	Collector to Emitter Saturation Voltage	VGE=15 V, IC=40 A, PulseWidth=200 µs		1.0256	1.4	V	Typ. 1.1 V
VCE(sat)_1	Collector to Emitter Saturation Voltage	VGE=15 V, IC=180 A, PulseWidth=200 µ		1.8256	2	V	Typ. 1.68 V
VF	Freewheeling Diode Forward Voltage	VGE=0 V, IF=20 A, PulseWidth=200 µs		1.1736	1.6	V	Typ. 1.2 V
Cies	Input Capacitance	VGE=0 V, VCE=30 V, f=100 kHz		4.1317	5 n	F	Typ. 3880 pF
Coes	Output Capacitance	VGE=0 V, VCE=30 V, f=100 kHz		325.05	500 p	F	Typ. 305 pF
Cres	Reverse Transfer Capacitance	VGE=0 V, VCE=30 V, f=100 kHz		182.56	300 p	F	Type. 180 pF
Qg	Total Gate Charge	Vge(on)=15 V, Vge(off)=0 V, Vce=200 V		166.93	250 n	C	Typ. 169 nC
Qge	Gate to Emitter Charge	Vge(on)=15 V, Vge(off)=0 V, Vce=200 V		24.621	30 n	C	Typ. 22 nC
Qgc	Gate to Collector Charge	Vge(on)=15 V, Vge(off)=0 V, Vce=200 V		70.162	100 n	C	Typ. 69 nC

Output Characteristics



Transfer Characteristics



page 1

Collector to Emitter Voltage vs. Gate to Emitter Voltage



Freewheeling Diode Forward Characteristics



Capacitances



Gate Charge



Gate Charge



page 2

Useful information using Datasheet Characterization mode

Tips of Using Extra Functions

Tips:

To change the picture of the device

It is possible to replace or remove the picture of the device. Right click the image and select an action from the pop-up menu.

✓ The imported picture is used when printing out the measured result. The PNG, BMP and JEPEG format can be imported.



Tips:

To change the symbol name and the description

If the symbol name or description of a parameter are different from the datasheet and it is necessary to use the same symbol as the datasheet, it is possible to modify them.

✓ Click the symbol name or parameter field, and then modify them.



Tips:

To add maximum value in the BVCES

Normally, only the minimum value is defined for BVCES in the datasheet. But, it is possible to add a maximum limit in addition to the minimum limit. To add the maximum or minimum limit, click the blank area under the “Max.” or “Min.” labels, and the input box appears.



Note

- ✓ If both the maximum and minimum rating are not defined, pass/fail judgment is not done at the measurement.
- ✓ Some of the parameters do not allow to leave both Min. and Max. values blank (ex. Vce(sat)).

UHCU Details and Measurement Tips

How to set UHCU's V/I parameters for VCE(sat):

In the UHCU, the output current is determined by the setting voltage of the internal bias source (Vset), output resistor and resistance of the DUT as shown in Figure 2-91.

VCE(sat) current force mode setting:

The key UHCU operations for successful setup of the VCE(sat) test parameters are explained using the numbers shown in the figure.

1. Vset > VCE + Vdrop by Rout
   Actual voltage applied to the DUT depends on the IC (a. in the figure).
   Due to the voltage drop at the output resistor (b.), the voltage actually applied to the DUT (VCE - c.) varies by the change of the collector current (IC).
   Therefore, Vset (d.) must add the voltage drop by the Rout resistor on the required VCE, as Vset > VCE + Vdrop by Rout
2. VCE is measured accurately by the sense line
   The sense terminals of the UHCU have a separate voltage meter from the internal bias source, and actual VCE is measured by the UHCU during the measurement to capture the relationship between VCE and IC.
3. Current pulse is accurate (under the condition of Vset > VCE + Vdrop by Rout is satisfied)
   When the UHCU is operated in I Pulse mode, the setting voltage of the internal bias source is adjusted* to make the output current same as the specified value by the feedback from the current meter in the UHCU.

   Note *: The adjustment is made in real time within single pulse. There is no multiple pulse outputs for adjusting the voltage.
4. Set “Compliance” voltage > VCE + Rout x IC
   “Compliance” voltage defines the upper limit of the setting voltage during the current meter to Vset feedback. If the compliance is not high enough (i.e. Compliance < VCE + Rout x IC), the output current does not reach the specified level.

   Example:
   If the compliance is 20 V and 500 A range is used, maximum current is limited to 20 V / 120 mΩ = 167 A when the output voltage is 0 volts.

Note: The “Voltage Compliance” limits the voltage applied to the DUT (VCE) in the voltage force mode. Once the voltage measured by the voltage meter of the UHCU exceeds the compliance voltage, for example high Vset voltage to output high current but actually low IC condition, the remaining pulse steps of the primary sweep are skipped to protect the

DUT by applying the over voltage.

Figure 2-91 Relations with the simplified UHCU's internal measurement resources and the VCE(sat) test conditions for IC=40 A.



How to set Voltage force mode setup:

To set up Vset for voltage force mode setup, the following equation is used to set the minimum Vset value.

Vset > (max. Vout) + (current compliance) x Rout

In the following condition, for example, minimum Vset is calculated as shown next.

Example 1:

- Output voltage: 10 V
- Current compliance: 1000 A
- Rout : 40 mΩ (determined automatically when 1000 A is maximum output current (I compliance)

Vset > 10 V + 1000 A x 40 mΩ = 50 V

Example 2:

In the case where,

- Output voltage: 10 V
- Current compliance: 100 A
- Rout : 120 mΩ (determined automatically when 100 A is maximum output current (I compliance)

Vset > 10 V + 100 A x 120 mΩ = 22 V

IC-VGE output characteristics measurement using UHCU:

The basic of IC-VGE measurement uses constant collector voltage. When UHCU is used as the collector supply, the collector voltage varies depending on the collector current due to the voltage drop caused by the output resistor as shown by "b" in Figure 2-91.

To measure IC-VGE (or ID-VDS) at higher current, Ic-Vge for Expanders (or Id-Vgs for Expanders) application of EasyEXPERT is useful. These applications keep the UHCU's output voltage at a constant voltage by using a program based feedback loop.

In the case of the Datasheet Characterization mode, there is no feedback loop, and the voltage, dropped by the output resistor, is applied to the DUT directly.

Next section explains what happens if the VCE is set without considering the voltage drop by the output resistor.

What happens if VCE= 20 V is set, which is a measurement condition:

Figure 2-92 shows an example of the simulated VCE at the DUT when the IC-VCE measurement is made with the UHCU Vset =20 V. In this case, the actual VCE becomes close to the ON voltage of the IGBT, and the IC is saturated at a much lower VGE, and the output characteristics curve apart from the expected curve.

The VCE set voltage of UHCU must be set higher as shown in the previous part.

Figure 2-92 IC-VCE simulation when UHCU is set as VCE=20 V.



How to set VCE:

To measure the IC-VGE curve close to the expected curve, it is necessary to adjust the output voltage of the UHCU as next.

Vset = Max IC x Rout + VC
where,
- Max IC: maximum current to measure IC-VCE characteristics
- Rout: UHCU's output resistance
- VC: constant VCE voltage of output characteristics measurement

In the case of the test at IC=200 A and VCE=20 V,

VCE = Vset = 200 A x 120 mΩ + 20 V = 44 V

The collector voltage VCE which is actually applied to the collector terminal, simulated using a typical IC-VGE (at VCE=20 V) curve, is shown in Figure 2-93.

The VCE voltage sharply drops as the IC increases, and the high VCE distorts the IC-VGE curve upward a little in the lower current region.

Figure 2-93 IC, VCE-VGE simulation of UHCU.



Figure 2-94 shows the IC-VGE test setup using UHCU.

Figure 2-95 is an example IC-VCE characteristics curve measured with the Figure 2-93 condition.

Figure 2-94 .IC-VGE setup for UHCU.



Figure 2-95 IC-VGE example of UHCU (VCE becomes about 20 V at IC=200 A).



Capacitance Measurement Tips

Tips: **To measure large capacitance**

If the measured capacitance exceeds the specified limit, try to change the measurement frequency to 100 kHz.

Tips: **To enhance measurement accuracy**

Due to residual inductance of the device capacitance switch in the B1506A, the result using 1 MHz gets erroneous especially for a large IGBT module or super junction MOS FET which has extremely small Crss and large Cds.
In these cases, try to change the measurement frequency to 100 kHz, too.

Refer to "**Crss Measurement of Super Junction FET**" section in the Useful Information using Capacitance Measurement mode"

Tips: **Capacitance data dependency when lowering the measurement frequency**

Even if it becomes less than the limit by lowering the frequency, the device must be fine.
When measuring a relatively large scale of devices or, the device which has very small Cres (or Crss) compared to the Cies (or Ciss), measurement error at 1 MHz becomes not negligible in many cases due to the influence from residual inductance, resistance and stray capacitance of the switching system.
Normally, the capacitances of the power device do not show remarkable frequency dependence with the measurement frequency of less than 1 MHz from the physical point.

Measurement Theory and Detail Explanation of the Measurement Capability

Capacitance Measurement Techniques

The high voltage capacitance is measured by using the high voltage bias tee circuit, AC block resistor and AC short capacitor.
These components are automatically changed depending on the capacitance parameter to measure.

Following describes the connections using these components for each capacitance parameters.

Cies measurement:

Figure 2-96 shows the simplified Cies measurement circuit block. The C-E AC path is shorted by the 1 µF capacitor, and Cgc and Cge are seen as connected in parallel between the CMH and CML measurement terminal. Therefor, Cies = Cge + Cgc can be measured.

Figure 2-96 **Simplified connection diagram for Cies measurement.**



Coes measurement:

Figure 2-97 shows the simplified Coes measurement circuit block. The output capacitance, which is Coe connected in parallel with the series connected Cgc and Cge, is measured.

Figure 2-97 Simplified connection diagram for Coes measurement.



Cres measurement:

Figure 2-98 shows the simplified Cres measurement circuit block. The reverse transfer capacitance Cge is measured in the CML input. Since all the AC signal flowing through Cce flows into AC guard (Low port shield), which has the same potential as CML, only the current flowing from Cge to CML terminal is measured.

In B1506A, MPSMU is used to apply gate voltage to the device, 0 V for normally-off device and negative voltage for normally off device.

Figure 2-98 Simplified connection diagram for Cres measurement.



Connection diagram:

By selecting the “Connections” tab shown in Figure 2-99, the connection diagram for each measurement mode can be confirmed.

Figure 2-99 Connections diagram of each measurement mode.



Charge up wait time:

- ✓ For Cies measurement, to charge 1 µF AC short capacitor, at least 500 ms wait time is required (5x CR time constant of 100 kΩ and 1 µF capacitor).
- ✓ For Coes and Cres, 50 ms wait time is required (5x CR time constant of 100 kΩ and 1 nF capacitor).

Note: Those wait times are built-in and automatically selected by the Easy Test Navigator software, so it is not necessary to specify the delay time if the DUT characteristics itself does not require it.

Gate Charge Measurement Basics

Gate charge is a charge to raise the gate voltage with a constant gate current as shown in Figure 2-100 for power MOSFET as an example. Gate charge is the sum of the following charges:

- Cgs charge driven by Vg
- Cgd charge driven by Vg
- Cgd charge driven by VDS

Figure 2-100 Basic gate charge measurement diagram and waveform.



JEDEC standard 24-2 defines the gate charge (Qg) definitions as shown in Figure 2-101, and Qg measurement is made based on this definition.

Figure 2-101 Qg parameter definition of JEDEC standard 24-2.



S1: Determined by the Cgs at the off-state
S2: Determined by the Ciss at the on-state
S3: Determined by the mirror capacitance (Cgd) during a transient from the off-state to the on-state.
Vgpl: Plateau gate voltage. Gate voltage to make drain current at the specified value. Higher Id → Higher Vgp

SOA and Current Load FET in Qg test

Current load FET is used at its saturation area (constant drain current area). There is a potential risk of device breakdown by exceeding the SOA limit of the device, because the current load FET is used at high voltage and high current operating region.

This section explains how to determine the required SOA to select a current load FET, which satisfies the Qg measurement requirement.

Figure 2-102 shows the Qg measurement block diagram of the B1506A (a) and SOA determination graph of the current load FET (b).
The maximum load of the current load FET is set at Id(on) test condition and the maximum VDS voltage setting of the B1506A which is usually set higher voltage to cover the voltage drop by the built-in output resistor of the B1506A's UHCU.

The required SOA is determined by SOA = Id(on) x (Max VDS of UHCU) in specified UHCU's current pulse width. The current load FET's SOA has to exceed this SOA value in the specified voltage, current and pulse width.

Figure 2-102 Current load FET selection criteria in Qg test.

a) Qg measurement block diagram of the B1506A



b) SOA determination of the current load FET



In the example (Figure 2-102(b)), the dotted SOA limit line locates under

the required SOA value (= Id(on) x Max VDS of UHCU).
Potentially, there are the following four ways to solve this SOA issue.

- ✓ Select current load FET with a higher SOA
- ✓ Reduce the Id(on) current to under the SOA curve
- ✓ Reduce max. VDS of UHCU setting to under the SOA curve
- ✓ Reduce pulse width to increase the SOL line

How to determine Ig to measure gate charge

Ig is determined as a current to swing the gate voltage from VGS(off) to VGS(on) within a measurement period. Figure 2-103 shows a Qg measurement pulse sequence using the UHCU.

Figure 2-103 Timing chart of the Qg measurement.



How to Use Oscilloscope View

Oscilloscope View is useful to monitor the pulse waveforms of both measured or output voltages and currents. The current waveform monitoring is especially useful because the current cannot be monitored even using an oscilloscope.

This section explains a simple Oscilloscope View operation in voltage and current pulse waveform monitoring using the VCE(sat) as an example.

Follow the next steps to monitor the pulse waveforms.

To open Oscilloscope View

Figure 2-104 shows the steps to open the Oscilloscope View form VCE(sat) VCE-VGE graph measurement. Open the Oscilloscope view by following the numbers by referring to the corresponding number in the figure.

1. Click Setup.
   VDE-VGE I/V measurement window opens.
2. Click "< Oscilloscope View".
3. Oscilloscope View panel opens.

Figure 2-104 To open Oscilloscope View.



4. Note: To close the Oscilloscope View

Clicking "> Oscilloscope View" again will close the Oscilloscope View panel.

To set up Oscilloscope View

Figure 2-105 shows the key location to setup the Oscilloscope View. Next steps explain the functions of each setup point. Follow the steps by referring to the number in the figure.

5. The VCE-VGE graph is shown in "Line & Dot" format to easily indicate the measurement position.
6. Place the marker by clicking the measurement point. The marker position is the point to measure the waveform in Oscilloscope View panel.
7. Shows the time at the center of the scale.
8. Specifies or shows the time scale per division.
9. The vertical pin mark shows "Auto scale" mode.
10. Clicking the pin toggles between Auto/Manual scaling mode. Horizontal pin mark shows "Manual scale" mode.
    In auto-scale mode, the scale changes automatically in each measurement timing.
11. Green vertical bar indicates the measurement aperture timing.
12. Orange vertical line shows the marker reading line. The line position can be moved by clicking on the horizontal center line position, or dragging the line.
13. The marker time and the data appears in this area.

Figure 2-105 Oscilloscope View setup.



To measure the pulse waveform

Figure 2-106 shows the Oscilloscope view measurement example.

Following steps explain the Oscilloscope measurement.

1. Start measurement measures one sweep for all the measurement points and the waveform at the specified measurement IV point.
2. Repeat measurement repeats the I/V sweep measurements and the waveform.
   If the I/V marker position of the I/V graph is changed while in the repeat measurements, the waveform measurement is made at the new I/V marker position in the next timing.
3. The monitor parameters are shown, and the checked parameters are shown in the Oscilloscope View.
4. The vertical scales of the selected parameters appear. Auto/Manual scaling and the scale is displayed. In the manual scaling, the vertical scale (scale and the center line) can be fixed. Manual scaling is preferred when comparing data in different measurement points.
5. The Oscilloscope View marker (time and magnitude of each parameter at the marker line position) data are shown.
6. In the repeat measurements, moving the I/V marker position measures new waveforms in the new I/V point in the next measurement timing.

Figure 2-106 Oscilloscope View measurement.



3. I/V Measurement

Overview

I/V measurement mode is used to measure static electrical characteristics of power devices like Id-Vds, Id-Vge, Vth, Idss or Igss measurements.

The function and the operation of I/V measurement mode are basically the same as the Characteristics Graph of the Datasheet Characterization mode where the pre-defined measurement setup opens when you click on the target characteristics graph.

Figure 3-1 shows an example I/V measurement setup template. Refer to the corresponding number in the figure for following explanations for the template.

1. There are five choices in the device types.
   - MOSFET
   - IGBT
   - Diode
   - Generic2T
   - Generic
2. There are a few selections of measurement template in each device type.
   The figure shows the selection of the MOSFET measurement template.
   Refer to Table 3-1 to 3-5 for supported measurement templates.
3. In I/V measurement mode, all the measurement setup parameters are opened to you, and you have to set all the necessary measurement parameters by yourself.

Note:
In the case of Datasheet Characterization mode, some parameters relating to the maximum rating of the device are automatically limited when the I/V measurement setup window opens.

Figure 3-1 Example of I/V measurement template.



Note: If you are familiar to the EasyEXPERT software, the I/V measurement mode operation is similar to the tracer test mode of EasyEXPERT.

Measurement Parameters of Device Types

I/V Measurement parameters

IV Measurement mode supports the following device types and device characteristics chart.

Table 3-1 I/V Measurable parameters for MOSFET

Graph	Description
ID-VDS	ID-VDS characteristics with various VGS
ID-VGS	ID-VGS characteristics with constant VDS
VGS(th)	Gate Threshold Voltage
RDS-ID	RDS(on)-ID characteristics with various VGS
VDS-VGS	VDS-VGS characteristics with various ID
RDS-VGS	RDS(on)-VGS characteristics with various ID
IDSS	ID-VDS characteristics of Drain Leakage Current
IGSS	IG-VGS characteristics of Gate Leakage Current
IS-VSD	IS-VSD characteristics of Body Diode Forward Voltage

Table 3-2 I/V Measurable parameters for IGBT

Graph	Description
IC-VCE	IC-VCE curve with various VGE
IC-VGE	IC-VGE curve with constant VCE
VGE(th)	Gate Threshold Voltage characteristics
VCE-VGE	VCE(sat) Collector Saturation Voltage versus VGE curve
VCE(sat)	VCE(sat) Collector Saturation Voltage versus IC curve
ICES	IC-VCE Collector Leakage Current characteristics
IGES	IG-VGE Gate Leakage Current characteristics
IF-VF	Freewheeling Diode Forward characteristics

Table 3-3 I/V Measurable parameters for Diode

Graph	Description
IF-VF	Forward Characteristics
IR-VR	Reverse Characteristics

Table 3-4 I/V Measurable parameters for Generic2T device

Graph	Description
Conduction	Collector/Drain-Emitter/Source conduction resistance versus current characteristics
Isolation	Collector/Drain-Emitter/Source leakage current versus voltage characteristics

Table 3-5 I/V Measurable parameters for Generic device

Graph	Description
I-V	Collector/Drain-Emitter/Source I-V characteristics

Demonstration Examples

Following example measurements are shown as demonstration of the I/V Measurement mode in the following section.

1. IC-VCE IGBT characteristics
2. ID-VDS Power MOSFET characteristics
3. VDS-VGS Power MOSFET characteristics
4. IGBT module measurement

How to Open I/V Measurement Mode

I/V measurement mode is started from the Easy Test Navigator as shown in Figure 3-2.

- ✓ Click on I/V Measurement to start the template.
- ✓ The I/V Measurement template shown in Figure 3-1 opens.

Figure 3-2 I/V Measurement mode start up from Easy Test Navigator.



I/V Measurement Mode Examples

Following measurement examples are included.

1. IC-VCE IGBT characteristics
2. ID-VDS Power MOSFET characteristics
3. VDS-VGS Power MOSFET characteristics
4. IGBT module measurement

1. IC-VCE IGBT Characteristics

In this example, discrete IGBT FGA180N33ATD, which is used in Datasheet Characterization, is used as the example test device.
This device has following basic characteristics.

- ✓ VCES: 330 V
- ✓ VGES: +/-30 V
- ✓ IC: 180 A(DC), 450 A(Pulse)

FGA180N33ATD
IGBT



Figure 3-3 Output characteristics of FGA180N33ATD.



- ✓ Set the test device in the fixture as shown in Figure 3-4.

Figure 3-4 B1506A Opt. F10 3 pin Inline Package Socket Module, and IGBT setting on the socket.

Follow the next steps to setup IC-VCE of IGBT by referring to the corresponding number in Figure 3-5.

1. Select “IGBT” as device type.
2. Check “IC-VCE”
3. Set scaling mode as a fixed scale by clicking the “push pin” icon.
4. Set the maximum value of vertical axis as 200 A
5. Set the maximum value of horizontal axis as 6 V
6. Select “ListSingle” as step mode of the gate/base voltage pulse setup
7. Step Mode changes to "ListSingle", and the list of the step voltage is shown.
   When you move the mouse cursor on the step voltage list area, the step voltage list is also shows up in the pop-up display as shown in list 7a.
   Click on the mouse on the step voltage list area.

Figure 3-5 IC-VCE I/V measurement setup.



Refer to Figure 3-6 in from step 8.

8. The edit list pull-down menu is displayed. Create a gate step voltage list based from the IC-VCE chart of the datasheet.
9. You can insert a new value to the list, delete value from the list and change the order of the value by clicking the up and down operation button over the list.
   Select and activate the editing line by clicking the white space area

of the field, and then click on the desired operation button.

10. To edit the step voltage value, click on the data to activate the data modification.

Figure 3-6 Step list of the gate step voltage.



Refer to Figure 3-7 from step 11.

11. Set stop voltage as “30 V”. This value is the stop voltage of the internal voltage source of the UHCU, not the stop voltage of the sweep at the device terminal.
12. Click “Details” mark to show the detailed setup for collector term. The details of the collector term setup are shown. The test module can be set in the details setting.
13. Set “200A” as a compliance current. It limits the current flowing into the device at the upper limit of the vertical scale.
14. Confirm the “Voltage Compliance” is checked, and set “6 V” as the voltage compliance. This value is used to stop the sweep at the edge of the horizontal axis.
15. You can check the detail of the gate setup. Click on the Details mark of the Gate/Base setup.
16. The details of the gate setup are shown.

Figure 3-7 Collector parameter setup.



Tips: How to determine the stop voltage

The voltage actually applied to the device is determined by the setting voltage, output current and the voltage at the device terminal due to a load line effect of the UHCU.

From the IC-VCE characteristics of the datasheet (equivalent to Figure 3-3), the maximum voltage and current point is the right upper corner of the chart, 200 A and 6 V. To draw the IV chart in the whole area, the maximum setting voltage of the UHVU becomes,

6 + 200 A x 120 mΩ = 30 V

Note:
Refer to "How to set voltage force mode setup" in "UHCU Details and Measurement Tips" of Chapter 2 for the basic to setup the stop voltage.

Follow the next steps to start measurement by referring to Figure 3-8.

17. Click “Setup” mark to close the setup of measurement and expand the chart area
18. Click measure button to start measurement.
    The measurement result is shown (Figure 3-9).

Figure 3-8 Start IC-VCE I/V measurement.



Figure 3-9 IC-VCE I/V measurement result.



Tips: TO display the gate voltage label:

After finishing the measurement, it is possible to display the gate voltage label on the measured traces.

19. Click the view label button (“A” button in Figure 3-9).
    Gate voltage label (i.e. VGE=6 V, . . .).

Tips: Automatic data store:

- ✓ Measured data is automatically saved into the specific directory, “C:¥Users¥B1505User¥Documents¥Keysight¥SeriesB150x¥PowerDeviceAnalyzer¥IV¥DataStore”. (Refer to Figure 3-10.)
  The save folder path can be specified to a unique one including the external storage.
- ✓ File name is automatically assigned by the device ID, date and time. The file name can be modified manually. (Figure 3-10, #1)

To access to previous data:

- ✓ You can access to the previous data by showing the recent data. This list shows the measured data in the day. (Figure 3-10, #2)
- ✓ If you want to access older data, click “more...” and the explorer window appears. . (Figure 3-10, #3)

To re-load previous data:

- ✓ Measured data can be re-loaded by clicking the file name in the recent data or open the data file. Measurement setup and result are recalled and measured data is displayed again.

Figure 3-10 Automatic data store.



Tips: To save measurement setup:

You can save the setup only.

✓ Select “Save Setup As...” from the “File Menu”. as shown in Figure 3-11.

Figure 3-11 To save only the setup.



Tips: To add series resistor to prevent oscillation

To avoid device oscillation of MOS and IGBT devices, inserting a series resistor to the gate terminal is useful. B1506A has built-in selectable series resistance in the gate connection path.

Refer to "**Error! Reference source not found.**" of section "Useful information using I/V Measurement mode" of this chapter about the topics.

2. ID-VDS Power MOSFET Characteristics

In this example, discrete power MODFET IRFP4004 is used as the example test device. This device has following basic characteristics.

- ✓ VDSS: 40 V
- ✓ IDM: 350 A(DC), 1390 A(Pulse)
- ✓ RDS(on): Typ. 1.35 mΩ

IRFP4004
HC MOS





✓ Set the test device to the fixture in the same way as shown in Figure 3-4.

ID-VDS setup:

Follow the next steps to setup ID-VDS of MODFET by referring to the corresponding number in Figure 3-12.

1. Select “MOSFET” as device type.
2. Check “ID-VDS”
3. Set scaling mode as a fixed scale by clicking the “push pin” icon.
4. Set the maximum value of vertical axis as 500 A.

Note: Inline socket adapter's cullet is limited to maximum 500A!

Since the maximum current of the inline socket adapter is limited at 500 A, maximum drain current during this example is limited at 500 A.

5. Set the maximum value of horizontal axis as 10 V.
6. Note:
   Clicking this arrow open/close the Oscilloscope View.
   The figure shows the graph at "Oscilloscope View opened".
7. Select “ListSingle” as step mode of the gate/base voltage pulse setup.

8. Create a gate step voltage list based from the IC-VCE chart of the datasheet.
   They are 4.5, 5, 5.5, 6, 7, 8,10,15 V.
9. Set stop voltage as “60 V”. This value is the stop voltage of the internal voltage source of the UHCU, not the stop voltage of the sweep at the device terminal.

   Note:
   The ideal stop voltage is calculated as
   Stop V (ideal) = 120 mΩ x 500 A + 10 V = 70 V,
   but the maximum output voltage of UHCU is limited to 60 V.
   Therefore, we set maximum 60 V here.
10. Set “500A” as a compliance current. It limits the current flowing into the device at the upper limit of the vertical scale.
11. Confirm the “Voltage Compliance” is checked and set “10 V” as the voltage compliance. This value is used to stop the sweep at the edge of the horizontal axis.
12. Drain pulse setup:
    Set the drain "Pulse Width" to 100 µs.
    Note:
    SOA limit of IRFP4004 is about 350A @ 10 V D-S, or 500 A @ 6 V, at 100 µs pulse. Therefore 100 µs pulse width is allowable maximum value.

    Set the drain "Pulse delay" to 6 µs.
    Note:
    We would like to set the drain channel to on status when UHCU outputs the pulse.
    This is because, the MCSMU of gate pulse is slower than UHCU 's drain pulse, and add a few delay time to the drain to match with the gate pulse.
13. Gate pulse setup:
    Set "Pulse Delay = 0"
    Set "Pulse width = 200 µs.

    Note: Gate pulse must longer than Drain pulse plus drain pulse delay plus Drain current off time (typically less than 50 µs.
14. Set aperture time to 30 µs.
    The aperture time is set as a rule of sum,
    Aperture < Drain pulse width - (drain and gate settling time).
    15.
    Note:
    Overall pulse setting must be confirmed, especially when the pulse width is narrower, using Oscilloscope View for at least following three points:
    a. Low current and high voltage region.
    b. High current and high voltage region.
    c. Highest current region.
       (Typically low voltage due to the voltage drop by the output resistor of UHCU.)
16. Click "Single" or "Repeat" measurement button.

Figure 3-13 shows the measurement result both X and Y scales displayed in log scale.

Figure 3-12 ID-VDS setup.



17.

Figure 3-13 ID-VDS test result.



3. VDS-VGS Power MOSFET Characteristics

In this example, discrete power MODFET IRFP4004, which is the same device used in the previous example, is used.
Refer to the previous example for device data.

This example measures VDS-VGS in low current region.
In the low current region, Vth is specified at ID=250 μA and Vth is specified as between 2 V to 4 V.

In this example, we would like to check Vth at VD = 5 V condition.

Since the measurement current is small, this example uses MPSMU as the drin power supply and DC bias voltage.

ID-VGS setup:

Follow the next steps to setup ID-VGS of MODFET by referring to the corresponding number in Figure 3-14.

1. Select “MOSFET” as device type.
2. Check “ID-VGS”

   Note:
   For Vth measurement, there is a different VGS(th) template.
3. Open drain detail setup, and then set as follows:
   a. MPSMU as the measurement module.
   b. Set V mode.
   c. Constant
4. Set drain source voltage to constant 5 V.
5. Set Compliance: 1 mA to cover 250 μA.
6. Open gate detail setup, and then set as follows:
   a. MPSMU as the measurement module.
   b. Set V mode.
   c. Sweep mode
7. Set gate voltage sweep to,
   - Linear single
   - Start = 1 V
   - Stop = 4.5 V to cover 2 - 4 V Vth range.
8. Set the gate sweep points.
9. Open General detail setup, and set Aperture time.
   In the DC measurement, Aperture time is equivalent to measurement time.
10. Click Start measurement button.
11. ID-VGS graph is drawn as shown in Figure 3-15.
12. Click Marker to show marker on the measurement curve.
13. Move the marker by dragging by the marker to about 250 μA.
14. The Marker reading shows (as an example),
    - ID = 240 μA
    - VD = 3.08 V

Figure 3-14 ID-VGS setup.



Figure 3-15 ID-VGS test result.



4. IGBT Module Measurement

Some IGBT or FET modules are packaged into a large size module, and the connection is typically made with the screw type terminals.
To connect these modules to the B1506A, test leads with alligator clips are used as shown Figure 3-16 as an example of IGBT module.
The alligator clips used in this picture are included in the B1506A as the standard accessory.

Typically, this kind of module has additional emitter terminal to connect low side of the gate bias channel (Figure 3-17).

Figure 3-16 Example of IGBT module connection.



Figure 3-17 Additional emitter terminal to connect with the gate.



Connection with the B1506A

Figure 3-18 shows the cable connection of the B1506A test fixture. The output terminal of B1506A test fixture has high force, high sense, low force and low sense for the UHCU or HCSMU. Also, there are high and low terminal for gate drive.

To connect the outputs of B1506A:

To connect the outputs of B1506A to the device terminal;

- ✓ Use thick cable with large clip to connect the high force and low force.
- ✓ Use narrow cable with small clip to connect the gate terminals and the sense terminals.

Figure 3-18 B1506A test fixture connection.



To connect the cables to the module:

Figure 3-19 shows an example of cable connection to IGBT module.

1. Put screws to the device terminals to clip them.
2. Connect the gate high to the gate terminal of the device.
3. Connect the gate low to the smaller emitter terminal.
4. Connect the high force (4a) and high sense (4b) to the collector terminal.
5. Connect the low force and low sense to the emitter terminal.

Figure 3-19 The connection to the IGBT module.





Tips:

To connect High and Low sense terminal to the device

When connecting the sense terminal to the High and Low terminal of the device module, connect them to the device side of the terminal by avoiding the paths where the High and Low force current flows. These connection methods minimize the voltage drop at the connection terminal, and assure a better accuracy.

IGBT module measurement example

Figure 3-20 shows an example of module IGBT measurements.

Due to the 2.5 V of V(ce) sat of the device and the voltage drop by the residual resistance of cables (and clips), the maximum current is about 1.4 kA in this example.

Figure 3-20 Measurement example of IGBT module.



Tips

To measure multiple devices module:

Some of IGBT module consists of multiple devices connected inside the module. Figure 3-21 shows such an example of 2-in-1 IGBT module.
It includes two IGBT and the emitter of the high side device is connected to the collector of the low side device.
When one of the device is not in use in the measurement, the gate and the emitter of the unused device has to be shorted by shorting ring or shorting bar to avoid device damage by static electrical shock.

Figure 3-21 Connections for multiple devices module measurement.



Useful Information Using I/V Measurement Mode

To Avoid Device Oscillation

To avoid device oscillation of MOS and IGBT devices, inserting a series resistor to the gate terminal is useful. B1506A has built-in selectable series resistance in the gate connection path.

To select the gate series resistance:

Figure 3-22 shows the gate resistor setup example.

1. Show the connections panel by clicking the connection tab on the graph area.
2. Select an appropriate resistance from the list. 0Ω, 10Ω, 100Ω and 1 kΩ are available.
3. Note:
   For drain/collector connection, 0Ω and 100 kΩ are available.

Figure 3-22 To select the gate and collector series resistance.



Accurate Measurement Using a Narrow Pulse

The MOSFET typically shows higher on resistance and lower drain current at specific test condition when the junction temperature is getting higher. The datasheet data specified at 25 °C junction temperature is typically measured using a very narrow pulse.

This section provides information and the tips of how narrow pulse can be used in the IV measurement to reduce the self-heating of the test device, and measures a closer data which is shown in a datasheet.

Note for super junction MODFET:

Typically, the default pulse width is too long to measure a kind of super junction MOS-FET. Super junction MOS-FET is a new kind of power MOS-FET which has relatively high current and high voltage ratings.

Super Junction MOSFET Example

Figure 3-23 shows an ID-VDS measurement example measured with two different pulse width; one 30 µs, and the other with 200 µs pulse width.

In the small ID area, both ID curves show almost the same trace, but the ID curve apparently decreases at higher current and higher voltage with 200 µs pulse compared to the 30 µs pulse. In the area where both the VDS and the IDS are high, the power consumed by the transistor is maximum, say 20 V x 60 A = 1200 W. The temperature of the transistor chip rises sharply after applying this high power, and the ID starts to decrease from just after applying the power.

The difference of two ID curves at around 20 V VDS at 60 A ID area show the effect of this chip temperature rise, and the ID with 200 µs pulse shows lower value.

Oscilloscope View:

Figure 3-24 shows the same measurement with the Oscilloscope View in the right side, which is taken with 200 µs pulse width at VD = 20 V and the VG = 20 V test point.
You can monitor the pulse waveforms of both the current and the voltage for both the drain and the gate using the Oscilloscope View.
The monitoring parameter can be set in the area "a.", and the corresponding parameter display scale can be set in the area "b.".

By monitoring the pulse waveform, for example, you can judge if the test parameter is appropriate or not.

Figure 3-23 ID-VDS measurement example of a super junction MOSFET.



Figure 3-24 ID-VDS measurement waveform and the IV data relation.



Pulse width determination:

From the ID waveform of the 200 µs pulse, the following points can be judged as;

- ✓ It is about 10 A lower at 200 µs point compared to 30 µs point.
  Note: The VD start time is set as 0 seconds in this case.
- ✓ At 30 µs, the ID waveform is stably decreasing, and the VD rises up almost to the final 20 V.
  Therefore, it can be judged that using 30 µs pulse is reasonable than 200 µs pulse.
- ✓ Maybe considering shorter pulse width is also worth.
  Note: When measuring with shorter pulse, it requires more attention to the other parameters such as the aperture time and the delay time settings.
  There may be a case that a pulse parameter for a specific IV condition is not appropriate for other IV condition.

  Figure 3-25 shows 20 µs pulse example with 2µs aperture time. The ID reading increases to 64 A.

Figure 3-25 ID-VDS measurement with 20 µs pulse.



Tips:

Criteria of determining the minimum pulse width:

The minimum rise time (Tr) of the VD is determined by the following formula. The minimum pulse width can be determined by adding the aperture time to the obtained Tr as:

Minimum pulse width > Tr + aperture time

The Tr is determined by the UHCU's current range and the Ron of the test device.

- ✓ ID < 500 A
  Tr = 5 x 1 µH / (Ron + 120 mΩ)

- ✓ ID >= 500 A
  Tr = 5 x 1.4 µH / (Ron + 40 mΩ)

Example:

The Ron of the example super junction FET is 170 mΩ (typ.).

Tr = 5 x 1.0 µ / (170 m + 120 m)
= 17 µs

By adding 2 µs aperture time,

Min. pulse width = 17 + 2 = 19 µs.

It can be considered the 20 µs pulse width used in the example is appropriate from the calucuration.

Note: **Always determine the minimum pulse width by using the pulse waveform of the Oscilloscope View**.

The minimum pulse width formular is convenient to know the idea of the minimum pulse width.
But, chekking the real waveform is the basic of the successfull pulsed measurement, especially pursuing a shortest pulse width.

4. Capacitance Measurement

Overview

Capacitance measurement mode is used to measure static capacitance characteristics of power devices.

Capacitance measurement using the B1506A is quite simple, and the measurement can be done with the following simple steps.

1. Connect the device to the socket adapter or output of the module selector.
2. Set measurement parameters.
3. Clicking start measurement button measures the capacitance parameters of power devices.

The function and the operation of capacitance measurement mode are basically the same as the Characteristics Graph of the Datasheet Characterization mode where the pre-defined measurement setup opens when you click on the target characteristics graph.

Capacitance parameters:

Typical capacitance parameters of power devices are not always the same as the physical parameters of the device terminal capacitances (Cgd, Cgs, Cds as an example) as shown next. It requires some interpretation to convert them to the datasheet parameters. For example, Ciss is sum of Cgd and Cgs device terminal capacitances.

Power MOSFET:

Device terminal capacitance:

- ✓ Cgs: Gate to source capacitance
- ✓ Cgd: Gate to drain capacitance
- ✓ Cds: Drain to source capacitance

Capacitance parameter described in datasheet:

- ✓ Ciss: Input capacitance
- ✓ Coss: Output capacitance
- ✓ Crss: Reverse transfer capacitance



Ciss = Cgd + Cgs

Coss = Cgd + Cds

Crss = Cgd

IGBT:

Device terminal capacitance:

- ✓ Cge: Gate to emitter capacitance
- ✓ Cgc: Gate to collector capacitance
- ✓ Cce: Drain to emitter capacitance

Capacitance parameter described in datasheet:

- ✓ Cies: Input capacitance
- ✓ Coes: Output capacitance
- ✓ Cres: Reverse transfer capacitance



Cies = Cgc + Cge

Coes = Cgc + Cce

Cres = Cgc

In the B1506A, "Device capacitance unit" inside the B1506A test fixture converts the connection to directly measure the datasheet parameters.

"Device capacitance unit" consists of switchable AC block resistances and AC short capacitances to measure typical capacitance parameters of power devices.

Note:
These capacitance measurement techniques are introduced in "Capacitance measurement techniques" of "Measurement Theory and Detail Explanation of the Measurement Capability" section of Chapter 2.

Gate resistance parameter:

In addition to the above capacitance parameters, the internal gate resistance of power MOSFET and IGBT can be measured. The internal gate resistance is measured as a series resistance of the Cgs of power MOSFET or Cies of IGBT measurement using Rg parameter measurement, which uses the series model (Cs-Rs) of LCR meter.



The drain-source or collector-emitter is shorted in the default measurement setting, but a bias voltage to the Drain/Collector terminal can be also applied.

Oxide capacitance parameter:

To evaluate a capacitance of gate oxide (Cox), Ciss measurement is used

Two bias supply voltages:

B1506A device capacitance switch provides an additional bias-T to apply gate voltage during the capacitance measurement by applying drain/collector bias voltage. Because of this capability, a normally-on type device can be measured, too.

Capacitance measurement template

Figure 4-1 shows an example Capacitance measurement setup template. Refer to the corresponding number in the figure for following explanations for the template.

1. There are five choices in the device types.
   - MOSFET
   - IGBT
   - Diode
   - Generic
2. There are a few selections of measurement template in each device type.
   The figure shows the selection of the MOSFET measurement template.
   Refer to the following section for supported measurement templates.
3. In Capacitance measurement mode, all the measurement setup parameters are opened to you, and you have to set all the necessary measurement parameters by yourself.

Figure 4-1 Example of Capacitance measurement template.



Measurement Parameters of Device Types

Capacitance Measurement parameters

Capacitance Measurement mode supports the following device types and device characteristics.

Device Type: MOSFET:

- ✓ Ciss, Coss, Crss
- ✓ Ciss
- ✓ Coss
- ✓ Crss
- ✓ Cgs, Cds, Cgd
- ✓ Cgs
- ✓ Cds
- ✓ Cgd
- ✓ Rg
- ✓ Cox

Device Type: IGBT:

- ✓ Cies, Coes, Cres
- ✓ Cies
- ✓ Coes
- ✓ Cres
- ✓ Cge, Cde, Cgc
- ✓ Cge
- ✓ Cce
- ✓ Cgc
- ✓ Rg

Device Type: Diode:

- ✓ CT (Total Capacitance)

Device Type: Generic:

- ✓ Sweep voltage Between Terminal 2-3
- ✓ Sweep voltage Between Terminal 1-3

Measurement Frequency Consideration

Following describes the relation of the measurement accuracy and the measurement frequency.
Using 100 kHz test frequency provides a better accuracy in general, but widely used 1 MHz can be also used by understanding the additional errors explained in this section.

Note: **Recommended 100 kHz measurement frequency**

A 100 kHz measurement frequency is recommended in the B1506A where the device capacitance switch is used. Due to the residual inductance of the switching system, the measurement error increases in the measurement at 1 MHz test frequency.

This error increases especially in the following cases,

- ✓ Ciss measurement of large scale device (ex. IGBT module).
- ✓ Crss measurement when Crss is significantly smaller than Ciss (ex. Super Junction MOSFET, GaN FET).

Since the test result measured by 100 kHz has less error and the CV characteristics does not have remarkable frequency dependency up to 1 MHz, 100 kHz measurement frequency is set as a default measurement frequency in the capacitance measurement template.

In the case when the test result at 1 MHz test frequency does not show significant difference from the 100 kHz test result, using 1 MHz test frequency should be okay. Else it is better to use the test result measured using the 100 kHz test frequency.

Measurement error examples

Following shows two typical error cases for Ciss and Cgd (=Crss).

Case 1: Ciss (@ Cgs:Cds:Cgd = 1:1:1), in the case for Vds = 0 V

Figure 4-2 shows the Ciss capacitor measurement range versus test frequency when the measurement errors from 0.5% to 20% are set as the error parameter. The ratio of the capacitor components is set as Cgs:Cds:Cgd = 1:1:1 (the same value for all the capacitor components), and this condition is simulating the case as Vds = 0 V.

The 1 MHz error range is narrower compared to the 100 kHz, but can be used for both frequencies in a wide range of the capacitor.

Figure 4-2 Ciss measurement ranges at Cgs=Cgd=Cgd



Case 2: Ciss (@ Cgs:Cds:Cgd = 1:0.1:0.01), in the case for Vds = high voltage

Figure 4-3 shows the Ciss measurement range assuming the drain voltage is high where the Ciss (=Cgd) becomes much smaller than the other capacitor components. The Ciss measurement range does not change because the largest Cgs component does not change by the drain voltage.

Figure 4-3 Ciss measurement ranges at Cgs:Cgd:Cgd = 1: 0.1:0.01



Case 3: Crss (@Cgs:Cds:Cgd = 1:1:1) in the case for Vds = 0 V

Figure 4-4 shows the Cres capacitor measurement range versus test frequency when the measurement errors from 0.5% to 20% are set as the error parameter. The ratio of the capacitor components is set as Cgs:Cds:Cgd = 1:1:1 (the same value for all the capacitor components), and this condition is simulating the case as Vds = 0 V.

Figure 4-4 Cgd (Crss) measurement ranges at Cgs=Cgd=Cgd.



Case 4: Crss (@Cgs:Cds:Cgd = 1:0.1:0.01) in the case for Vds = high voltage

Figure 4-5 shows the Cres capacitor measurement range assuming the drain voltage is high where the Ciss (=Cgd) becomes much smaller than the other capacitor components.

The 1 MHz error range is too narrow, and measurement at 1 MHz frequency is not realistic in most of the devices.
100 kHz is not wide enough, but can be used as the default 100 kHz test frequency. In a device with larger Cgd, consider to use 10 kHz.

Figure 4-5 Cgd(Cres) measurement ranges at Cgs:Cgd:Cgd = 1: 0.1:0.01.



As shown in these example error graphs, Crss measurement becomes more critical in the error in the case where Vds is at high voltage. At high Vds, Crss (= Cgd) becomes significantly smaller than Cgs. In such a situation, the error estimated at Cgs:Cds:Cgd = 1:0.1:0.01 indicates an expected measurement error.

Reference: "Capacitance measurement techniques"

The basic theory of capacitance measurement techniques are introduced in the "Measurement Theory and Detail Explanation of the Measurement Capability" section in Chapter 2.

How to open Capacitance Measurement mode

Capacitance measurement mode is started from the Easy Test Navigator as shown in Figure 4-6.

- ✓ Click on Capacitance Measurement to start the template.
- ✓ The Capacitance Measurement template shown in Figure 4-1 opens.

Figure 4-6 Capacitance Measurement mode startup from Easy Test Navigator.



Capacitance Measurement Mode Examples

Following example measurements are shown as the demonstration of the Capacitance Measurement mode.

1. Ciss, Coss, Crss MOSFET characteristics
2. Rg gate resistance characteristics of Power MOSFET
3. IGBT module measurement

Notes before starting measurements

If the device breaks during measurement at high voltage (over few hundreds volts), there is a risk to damage the capacitance switch or measurement module in the B1506A.

The risk is highest when the 1 µF AC short capacitance is used to measure Ciss, Cgs, Cies or Cge.

Important Notice: To avoid damaging the B1506A

Please make sure that the voltage sweep range does never exceed the voltage rating of the device to measure.
If the device is an unknown device, it is strongly recommended to measure the breakdown voltage (VDSS or VCES) of the device first by using the IV measurement function of Easy Test Navigator.

Capacitance measurement calibration

Compensation data of the device capacitance switch at the output terminals of the B1506A test fixture are pre-installed in the system. However, when attaching adapters or the test leads to the test fixture, it is necessary to perform calibration to measure compensation factors for such extra parts for accurate capacitance measurements.

Compensation data of possible switch combinations are automatically measured and stored in the file. Once the compensation factors are loaded to the program, they are effective until the new compensation data is loaded.

Refer to "**Capacitance Compensation Data Measurement**", which is shown at the end of this chapter, for measuring the capacitance compensation data.

1. Ciss, Coss, Crss MOSFET Characteristics

In this example, the discrete power MOSFET IXTH1N250 is used as the example test device. This device has the following basic characteristics.

- ✓ DUT: IXTH1N250
- ✓ VDSS: 2500V
- ✓ ID: max 1.5 A (pulse)

IXTH1N250
HV MOS

Figure 4-7 **Sample capacitance data of IXTH1N250.**



- ✓ Set the test device in the test fixture.

Figure 4-8 B1506A Opt. F10 3 pin Inline Package Socket Module.

Low voltage measurement

Follow the next steps to set up the capacitance measurement by referring to the corresponding number in Figure 4-9.

✓ General Settings:

1. Choose “MOSFET” as “Device Type”
2. Check “Ciss, Coss, Crss”
3. Set measurement frequency as 1 MHz.

✓ Base/Gate Voltage Bias:

4. Confirm the gate voltage is 0 V to make the device turned off

✓ Collector/Drain Voltage Sweep:

5. Sweep collector voltage from 0 V to 40 V.
6. Select “LinearSingle” as “Sweep Mode”.
7. Set 0 s as “Hold Time”
   Set 0 s as “Delay Time”
   Set 5 s as “Zero Bias Time”

Note: 5 s Zero Bias Time is necessary to wait for recovery from the highly biased condition of the previous measurement like Coss measurement after Ciss measurement. This is required from some specific device (IXTH1N250 requires this from our experience).

Note: Delay time to charge the internal capacitance of the capacitance switch is automatically included, even if the delay time is not specified intentionally.

✓ To start measurement:

8. Click the “Measure” button to start the CV measurement automatically as shown in Figure 4-10.
   Order of the measurement is fixed, and it starts from Ciss. Coss is measured next, and Crss measurement is done last.

Figure 4-9 Capacitance measurement setup.



Figure 4-10 Capacitance measurement result.



Tips: To avoid UNBALANCE

When measuring a specific type of device, the LCR meter sometimes returns "UNBALANCE" status in a specific condition.
In this case, choosing “Adaptive” of Phase Compensation in "Detail of the General setting" possibly resolves the situation, but the measurement speed will get slower. (Figure 4-11.)

Figure 4-11 Adaptive phase compensation setup.



2. Rg Internal Gate Resistance Characteristics of Power MOSFET

In this example, IRFP4004 LDMOS-FET is used as the example test device.
This device has the following basic characteristics.

- ✓ DUT: , IRFP4004 LDMOS-FET
- ✓ VDSS: 40 V
- ✓ Rds(on): Typ. 1.35 mΩ @ Vgs=10 V)
- ✓ ID max.: 350A @ 100 µs pulse, VD=10V
  1390 A @ Vd=2.5 V
- ✓ Coss: 2360 pF typ. @ Vd=25 V
- ✓ Rg(int): 6.8 Ω typ.

IRFP4004
HC MOS

Follow the next steps to set up the Rg measurement by referring to the corresponding number in the Figure 4-12.

- ✓ Setup
  1. Choose “MOSFET” as device type
  2. Check “Rg”.
- ✓ General settings
  3. Set 1 MHz as measurement frequency
  4. Set 16 PLC for precise measurement
- ✓ Base / Gate Voltage Sweep
  5. Leave as initial settings (-3 V to 3 V, LinearSingle)
- ✓ Collector / Drain Voltage Bias
  6. Leave as an initial setting (0 V)
- ✓ Click the measure button, and Rg is measured immediately. (Refer to Figure 4-13)
  Measured Rg at VGS = 0 V is 5.48 Ω.

Figure 4-12 Rg measurement setup.



Figure 4-13 Rg measurement result.



Tips: Rg measurement of MOSFET

For power MOSFET, typically Rg is measured as a series resistance when measuring Cgs with drain open condition as shown in Figure 4-14(a).

Figure 4-14 Rg measurement for Power MOSFET

(a) Drain open



(b) Drain-Source short (B1506A default)



Note: The default setup of the Easy Test Navigator software for the Rg measurement template for MOSFET is the short connection of the drain and the source as shown in Figure 4-14(b).

The connection of the drain and the source short is used to minimize the error associated by the "Device capacitance switch". Therefore, it is recommended to use the default drain-source short condition unless there is some particular reason.

To open the drain and source connection, refer to "**Rg Measurement with the Open or Voltage Biased Drain/Collector**" section in the "Useful information using Capacitance Measurement" at the end of this chapter.

Tips: Rg measurement of IGBT

In the case of IGBT, use the same condition as in the Cies measurement with the specified collector voltage.

Figure 4-15



Rg Measurement Circuit for IGBT

Note: The default setup of the Easy Test Navigator software for the Rg measurement template for IGBT is the same as for Cox measurement, and cannot apply a bias voltage to the collector.

To apply the bias voltage to the collector:

To apply a bias voltage as show in Figure 4-15, refer to "Rg Measurement with the Open or Voltage Biased Drain/Collector" section in the "Useful information using Capacitance Measurement" at the end of this chapter.

3. IGBT Module Measurement Example/Tips

IGBT module connection

Connection to measure IGBT module is the same as in IV measurement.



Tips:

Calibration

Since additional test leads are used to connect the device to the B1506A output, it is necessary to do open and short compensation at 1 MHz.

IGBT / MOSFET Module (Multi-Chip Module)

To measure the capacitance of a multi-chip module, typically, the capacitance of an individual device is measured.
For example, in the case of half bridge type of 2-in-1 IGBT module, the capacitance of the high side device and the low side device has to be measured separately.

To measure the capacitance of the high side device, the outputs of B1506A's test fixture are connected as shown in Figure 4-16.
The gate and emitter of the low side device are connected by shorting bar/ring. Also, the emitter of the low side device is kept open.

To measure the capacitance of the low side device, the output of the N1265A is connected to the low side device, and the gate and emitter of the high side device have to be shorted as shown in Figure 4-17.

Figure 4-16 Connection to measure capacitance of the high side device.



Figure 4-17 Connection to measure capacitance of the low side device.



Useful Information Using Capacitance Measurement Mode

Crss Measurement of Super Junction FET

Measuring Crss of the devices which Crss is very small compared to Cds, such as super junction FET, is not easy. This section explains a commonly seen problem, the reason and the solution in the Cress measurement.

Commonly seen problem in Crss measurement

Figure 4-18 shows a Crss measurement example using 1 MHz frequency.

It measures three parameters as Ciss, Coss and Crss as shown in the figure. There are Ciss and Coss plots, but no Crss line is drawn. The Crss marker reading, that is shown in the enlarged copy enclosed by a red dash line, shows "NaN F" which indicates the measurement is not successfully made.

Figure 4-18 Crss measurement example at 1 MHz (super junction FET).



If the Y axis is changed to linear scale as shown in Figure 4-19, Crss is shown in negative capacitance value.

Figure 4-19 Crss measurement example (linear Capacitance scale) at 1 MHz (super junction FET).

100 kHz solves the negative Crss measurement problem

The Crss measurement error increases sharply when the measurement frequency increases as shown in the "**Measurement Frequency Consideration**" section.
The theoretical reason is explained.

Figure 4-20 shows a simplified Crss measurement error model of the B1506A.

Consider the case where Cds is 10 times larger than Cgd. Then, a 10 times larger current is flowing through Cds compared to Cgd.
There is also a leakage current igs from the source to the gate through the Cgs component, because there appears a small leakage voltage generated by the ids and the AC guard impedance (=2πfL). If to make the Igs leakage current through Cgs smaller than 1/100 of the current through Cgd (it is 1 % error), separation ratio of Z(Ac guard) / Z(Cgs) must be smaller than 1/100 (% error) * Cdg/Cds (=1/100 x 1/10 = 1/1000).

For example, if Cgs is 2 nF, the impedance of Cgs (Z(Cgs)) at 1 MHz is about 79 Ω. The impedance of AC guard (=1/1000 x Z(Cgs)) must be less than 79 mΩ, and it is equivalent to 13 nH.

Since the residual inductance can be considered as the equivalent cable length from the instrument AC guard terminal to the source terminal of the device including the connection cable, and 13 nH is just 1 cm to 2 cm cable length.

Therefore, it is impossible to realize such a low impedance AC guard at 1 MHz. But if the measurement frequency is lowered by ten times to 100 kHz, a 100 times longer cable length is allowed, and it falls inside the

realistic condition.

Further lowering frequency proportionally improves the measurement error, in this case.

Figure 4-21 shows such an example of the Crss measurement at 100 kHz measurement frequency of a super junction FET, where the Cds is about 30 to 50 times larger than Crss. (Note that Coss is almost the same as Cds in this case.)

Figure 4-20 Simplified Crss (=Cgd) error model



Figure 4-21 Crss measurement example at 100 kHz (super junction FET).

Capacitance Compensation Data Measurement

This section describes how to perform capacitance compensation data measurement.

To measure capacitance compensation data:

Follow the next steps to measure the capacitance compensation data.

✓ Open the "Capacitance Measurement" mode template.
✓ Click the “Start Calibration...” button.



Device Capacitance Selector Calibration panel as shown in Figure 4-22 opens.

✓ Choose “Full Path Calibration Measurement” or “Minimum Path Calibration Measurement”.
- Full path calibration measures the entire connection path of the capacitance measurement combination.
- Minimum path calibration measures only the path of the selected measurement parameters.

Note: For initial setup, “Full Path Calibration Measurement” is recommended, but it takes about 20 minutes.

Figure 4-22 **Device Capacitance selector calibration panel.**



✓ Open compensation: (Refer to Figure 4-23)

a. The window to confirm the connection to measure "open compensation data" opens.
b. Attach the socket module (Figure 4-24(b1)) or test leads without the device (Figure 4-24(b2)).
c. Make sure the device is removed.
d. Click the “OK” button to start measurement.
e. During the measurement, progress of total measurement and connection diagram currently measured are displayed.

Figure 4-23 Open compensation GUI.



Figure 4-24 Connection example for open compensation.

(b1.) Socket module (open)

(b2.) Test leads connection (open)



✓ Short compensation: (Refer to Figure 4-25)

a. After completing the open compensation measurement, a pop-up window to confirm the connection to measure short

compensation data opens.

b. Insert a shorting device into the socket (Figure 4-26(b1)) or connect the ends of all cables (Figure 4-26(b2)).
c. Click “OK” to start measurement.
d. During the measurement, progress of total measurement and connection diagram currently measured are displayed.

Figure 4-25 Short compensation GUI.



Figure 4-26 Connection example for short compensation.

(b1.) Socket module (open)

(b2.) Test leads connection (open)



✓ Save and apply the compensation data: (Refer to Figure 4-27)

a. After completing the short compensation measurement, click “OK”.
b. Click the “Save and Apply” button to make the measured compensation effective.
c. Save the compensation data under an arbitrary name.

Figure 4-27 Saving and recalling the compensation data.



To reset to the factory default value, select “Calibration” → ”Load Factory Default” from the menu bar.

Tips: To use existing compensation data

- ✓ It is possible to switch the compensation data by loading the compensation data file measured for each adapter or connection.
- ✓ The saved data appears in the menu ribbon of the Capacitance Measurement mode panel. (Refer to fig4-xx6(d).)

Tips: To reset to "Factory Default" setting

- ✓ To reset the compensation data to the factory default value, select “Calibration”--> “Load Factory Default”



d.

Rg Measurement with the Open or Voltage Biased Drain/Collector

This section provides the information to realize the open or voltage biased drain/collector required for Rg measurement.

To manually change the condition for Rg measurement:

Figure 4-28 shows the Rg measurement preset setup panel. The important setup parameters are explained in the following steps. Refer to the corresponding number shown in the figure.

1. Click Rg parameter measurement.
2. Measurement frequency can be change.
   For Crss measurement, 100 kHz measurement frequency typically provides better measurement accuracy.
3. The gate voltage can be set in this part.
4. In the default Rg measurement setup, Collector/Drain voltage cannot be applied.
   Following section provides how to apply a bias voltage or set to open condition.

Figure 4-28 Rg measurement setup detail.



To change the connections: (Refer to Figure 4-29 from this step.)

5. Click "Connections" tab.
   The simplified block diagram of the current connection is shown.
6. Check "Details"
7. Click down arrow to open
   The connection setup panel opens under the connection block diagram as shown in Figure 4-30.
   Refer to fig from the next step.

f. This block sets the CMU connection.
g. This section sets the AC guard connection.
h. This section defines what bias voltages are to be applied to each device terminals.

8. The 1, 2 and 3 numbers in this line for each column indicates the corresponding pin numbers of the device terminal shown in the same figure.

9. This indicates the CMU High terminal is connected to the gate, and the drain and source are both connected to the CMU Low terminal.
10. This block indicates that the gate terminal bias voltage is applied from the SMU, and the bias voltage of the other device terminals are set to common level.
11. AC guard is not connected to any device terminal.

Figure 4-29 To open the setup of the Rg connection details.



Figure 4-30 Default Rg measurement setup detail for MOSFET.



To opens the drain/Collector terminal: (Refer to Figure 4-31 from the next step.)

12. Change the CMU connection as shown in the figure. The short connection between the drain and source is disconnected.

13. The gate bias voltage is applied from the SMU.

To apply a bias voltage to the drain/collector terminal: (Refer to Figure 4-32 from the next step.)

14. Click "AC Short" setting to short the pin 2 and pin 3.
    The connection block diagram is changed to short the drain and the source by a capacitor in AC measurement frequency.
    This change also renews the available bias setting in the "Bias" setting block.
15. Click "SMU SMU Com" setting. This setting provides bias voltage both to the gate and the drain/source from SMUs as shown in the figure.

Figure 4-31 To open the drain connection of the Rg measurement setup for MOSFET.



Figure 4-32 To apply a bias voltage to the drain or collector connection of the Rg measurement.



Vgs Accuracy Improvement by Self Calibration

The Vgs is applied through the 100 kΩ resistor, and the voltage drop by this registor is compensated using the current measured by the MPSMU, which is connected to the other end of the 100 kΩ resistor.
Because, there is some offset cuurrent in the MPSMU, and the voltage drop by this offset current and the 100 kΩ resistor is not negligible.
By performing the self calibration, the error caused by the MPSMU's offset current can be removed.

To perform the Self Calibration:

Follow the next steps by following the corresponding numbers shown in fig.

1. Click "Configuration".
2. Module Configuration panel opens.
3. Click "Self Calibration".
   The calibrations for MPSMUs are made.
4. After finishing the calibration, click "Close".

Figure 4-33 Self calibration of MCSMUs.



5. Gate Charge Measurement

Overview

The definition of the gate charge (Qg) is a charge to drive a gate terminal of a switching device from the off-gate voltage to the on-gate voltage under a specific device operating condition. Figure 5-1 shows a typical waveform of the gate voltage (Vg or VGS), the drain voltage (VDS) and the drain current (ID) when constant gate current Ig is injected into the gate terminal.

Figure 5-1 Basic gate charge measurement diagram and the waveform.



Due to a mirror effect through the Cdg capacitance, VGS curve shows a flat part in the middle of the sweep where the drain voltage is slewing from off to on state. The gate voltage in the flat part is a so called gate plateau voltage. Vg-Qg curve is used as the gate charge characteristics in the device datasheet.

Vg-Qg curve consists of mainly three parts. Figure 5-2 shows a definition of the Vg-Qg curve based on the JEDEC standard (JESD 24-2).

Figure 5-2 Qg parameter definition of JEDEC standard 24-2.



S1: Determined by the Cgs at the off-state
S2: Determined by the Ciss at the on-state
S3: Determined by the mirror capacitance (Cgd) during a transient from the off-state to the on-state.
Vgpl: Plateau gate voltage. Gate voltage to make drain current at the specified value. Higher Id → Higher Vgp

Figure 5-3 shows an example Gate Charge Measurement setup template. There are several test setup panels behind this GUI.
Refer to the brief information of these setup panels to "" in the "Useful information" section at the end of this chapter.

Figure 5-3 Example Gate Charge Measurement template.



Measurement Preparation

This section provides the information to prepare the gate charge measurement.

How to Open Gate Charge Measurement Mode

Gate Charge Measurement mode is started from the Easy Test Navigator as shown in Figure 5-4.

✓ Click on Gate Charge Measurement to start the template.
✓ The Gate Charge Measurement template shown in Figure 5-3 opens.

Figure 5-4 Gate Charge Measurement mode startup from the Easy Test Navigator.



Gate Charge Measurement Adapter

To measure the gate charge, the B1506A-F14 Qg measurement adapter is used. It supports both the constant current load method and the resistive load method. Also, it has a switch to measure Qg of module type of device like IGBT modules in addition to the standard 3-pin inline packaged device.

Using B1506A-F14 Qg Measurement adapter

Using the Qg adapter shown in Figure 5-5, TO-220 packaged device can be measured directly.

1. To set Qg adapter to B1506A:

Figure 5-6 shows how to attach the Qg measurement adapter to the output of the B1506A test fixture.

✓ Set the Qg adapter by aligning the test pin to the far left side of the B1506A test fixture.

Figure 5-5 Gate Charge Measurement mode adapter.



Figure 5-6 Attaching the Qg adapter to B1506A test fixture.

2. To set constant current source FET/IGBT:

Figure 5-7 shows the current load FET/IGBT setup to the Qg adapter.

- ✓ Put the power MOSFET or IGBT used as a constant current source to the socket located in the left of the adapter.
- ✓ Confirm that the switch is at “Internal Package” and a shoring bar is attached to the collector sense terminal at the surface of the adapter.

Figure 5-7 Constant current load FET/IGBT in the left socket, and confirmation of switch position and the short bar



Note: To choose a constant current load FET/IGBT

Refer to the "Gate Charge Measurement Basics" section in the last part of Chapter 2.

Gate Charge Measurement Mode Examples

Following example measurements are shown as the demonstration of the gate charge Measurement mode.

1. Qg measurement using the constant current load
2. Qg measurement using the resistive load

1. Qg Measurement Using the Constant Current Load

1-1. IGBT: FGA180N33ATD Qg measurement

In this example, IGBT FGA180N33ATD is used as the example test device.
This device has the following basic characteristics.

- ✓ DUT: FGA180N33ATD
- ✓ VCES: 330V
- ✓ IC: max 180 A (DC)
- ✓ QG @ Vce=200 V, Ic=40 A, Vge=15 V
  - Qg: 169 nC typ.
  - Qge: 22 nC typ.
  - Qgc: 69 nC typ.

FGA180N33ATD
IGBT

- ✓ Set the test device to the right socket in the test fixture as shown in Figure 3-4.
  .

Figure 5-8 FGA180N33ATD set in the Qg adapter.



- ✓ Open Qg measurement mode

Input measurement parameters based on the Qg characteristics described in the datasheet.
Follow the next numbers by referring to the corresponding number shown in Figure 5-9.

Note: **Parameter name mapping of Gate Charge Measurement**

The device parameter name in the Charge Measurement mode template is designed for MOSFET. For IGBT, use the following conversion in the parameter name.

1. Vds(off) = Vce(off) : 200 V
2. Id(on) = Ic(on) : 40 A
3. Vgs(off) = Vge(off) : 0 V
4. Vgs(on) = Vge(on) : 15 V
5. Input the Vth from the VGE(th) (VGS(th) for MOSFET) to the Vgs(th) in the definition area of the Qg curve.
6. Gate current (Ig) is not usually picked up from the datasheet. The Ig parameter used in the B1506A is determined by the following steps.

Rq and Ig determination:

Calculate the required charges (Rq) to drive the gate using the following formula:
- Rq = (Qg (from the datasheet)) / VGE (Test condition)) + 1.6 nF) x ((VGE (Test condition) + 3.5) x (1.5 ~ 2)
Using the example parameters, Rq can be calculated as;
- Rq = (169 (nC) / 15 (V) + 1.6 (nF)) x (15 (V) + 3.5) x (1.5 ~ 2)*
  = 238 x (1.5 ~ 2) nC
  = 357 ~ 476 nC.

Note:
This charge must be forced to the gate within one gate pulse width period from the MCSMU.
*: x (1.5 ~ 2) factor is multiplied to compensate the actual current from MCSMU. The MCSMU current in a short transient period is typically lower than the set value, and adding this factor is recommended.

a) Minimum Ig calculation:
   Calculate the minimum Ig required to charge Rq in default 400 µs "OnPeriod" of the pulse.
   - Min. Ig .= **Rq /** 400 µs
   Using the required charge obtained in the previous step, minimum Ig setting is calculated as,
   - Min. Ig = (357 ~ 476) nC / 400 µs = 0.89 mA ~ 1.19 mA

b) Determination of Ig:

Using the Ig obtained in the previous step, 1 mA (which is closer to the full scale of the MCSMU's current range) is used in the example Qg measurement.

Note that, Ig can be forced closer to the set value when Ig is set clos to the full scale of the MCSMU's current range. The MCSMU's current ranges are 10 µA, 100 µA, 1 mA, 10 mA, 100 mA and 1A.

Note: **Drain pulse width setting**

The drain pulse width is set in the "Switching Waveform" tab -> "High current" panel as shown in Figure 5-10.
The maximum drain pulse width is limited by the following parameters:
- Qg measurement ON current
- UHCU's output voltage
- SOA of the current load FET/IGBT

Figure 5-9 Measurement parameter setup for Qg Measurement for FDGA180N33ATD.



Figure 5-10 Qg measurement pulse width setup pane for UHCU.



7. After determining the gate current, click the measure button, and the Qg curve is displayed.
   (Refer to Figure 5-11.)
8. JEDEC 24-2 based Qg parameters are extracted automatically.

Figure 5-11 Qg measurement and the results.



Tips:

To check for unknown devices

If the Qg of the device is unknown, it is possible to check if the gate current is appropriate or not by using the dotted display mode.

To display in dotted display mode:

First, display the measured Qg curve measured by high current units and HVSMU by checking the the “Vgs-Qg(H.C)" and "Vgs-Qg (H.V.)". Then, change the display mode to “dot”. (Refer to Figure 5-12.)

- ✓ If the separation of each measurement point is small enough (curve looks dense), the used Ig is small enough.
- ✓ If the curve is coarse, the used Ig is too large and it is necessary to use a lower Ig to measure the device.
- ✓ If Ig is too small, the gate voltage does not reach the VGS(on), and an error pops up to indicate that the used Ig is not large enough as show in Figure 5-13.
  When looking at the waveform, the measured Vgs does not reach the specified Vgs with this setting.

Figure 5-12 Dotted mode display of the Qg curve.



Figure 5-13 Error when the Ig is too small.



1-2. Changing Measurement Conditions

In the existing Qg measurement solution, it is necessary to change the load resistance, if Qg is measured with a different on-current.

In B1506A, it is possible to measure in a different drain current by just changing the input parameter in the Qg measurement panel.

This section introduces how easily the on current can be changed.

To change the on current

Follow the next steps by referring to the corresponding number shown in Figure 5-14.

1. Click the camera icon to capture the current trace as a reference.
2. Change Id(on) to 100 A from 40 A.
3. Click the measure button, and the newly measured Qg curve with 100 A on-current is overlaid to the 40 A Qg curve as shown in Figure 5-15.

Figure 5-14 Id change from 40 A to 100 A.



Figure 5-15 Qg curve at Id=100 A is overlaid on the Id=40 A Qg curve.



Tips:

Current load FET's current adjustment

The gate voltage to drive the current load FET is automatically adjusted prior to measuring the Qg curve.
Figure 5-16 shows a detailed measurement settings during the Qg measurement.

Note:
To check the detailed setup,

1. Select the “Switching Waveform” tab,
2. Select the “High Current” tab,
3. Click the down arrow button.
   The gate voltage of the current load FET, in the example, is about 5.7 V for 40 A measurement, and 6.4 V for 100 A.

Figure 5-16 To monitor the setting of the current load FET.



To change the off voltage

To change the Vds(off) , it is also necessary to change the load resistance to keep the same on-current in the existing solution.

But, in B1506A, it is possible to change the off-state voltage by changing the Vds(off) in the input parameter as shown in Figure 5-17.

Tips:

Voltage source change is made automatically

In the B1506A, the voltage source is switched automatically by the measurement condition.
If the off-state voltage is larger than the maximum voltage of the high current units (HCSMU or UHCU), the HVSMU is used to measure the Qg curve at the specified Vds(off).

In this measurement, the on-current is just determined as the maximum current of the HVSMU (HVSMU acts like a load).
So, changing the Vds(off) is realized by changing the output voltage of the HVSMU only.

Figure 5-17 Off voltage change and the results.



1-3. Measuring Super Junction MOSFET

Super junction MOSFET is a new generation of power MOSFET which has higher voltage rating and lower on-current characteristics compared to HV MOSFETs. Also, the super junction FET has smaller FOM (Rds(on) x Crss).

Device used in the example:

The following device is used in the example.

- ✓ Infineon: IPW50R109CE
- ✓ VDSS: 550 V
- ✓ IDM (pulse): 63 A
- ✓ Rds(on): 0.17 Ω

Switching Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Qgs	Gate to source charge	VDD = 400V, ID = 7.7 A, VDS = 0 to 10V	-	6.1	-	nC
Qgd	Gate to Drain charge		-	24.5	-	nC
Qg	Gate charge total		-	47.2	-	nC

Qg example using a default setting:

Qg measurement example of super junction MOSFET measured using a default setting is shown in Figure 5-18. When using a default settings, abnormal distortion of Qg curve are observed. When looking at the waveform, there must be an oscillation at the switching period.

Figure 5-18 Qg example of Super Junction FET using a default setting.



To stabilize the oscillation and make it stable, lowering the Vds(off) in high current (HC) part is useful. In this case, since Id(on) is just 7.7 A, 20 V of Vds(off) is enough when using the 500 A range of the UHCU

Normally, the Vds(off) used in HC Qg measurement part is automatically set as the maximum voltage of the measurement unit. For example, 60 V is set when using UHCU. If the Vds(off) is lower than 60 V, the specified value is used.
UHCU can output up to 500 A at the on status of the device and 60 V at Vds(off) condition. But the maximum output power is extremely large compared to the Id(on) used to measure Qg of the device, and most of the power (roughly, = Id(on) x 60 V) is consumed in the current load FET.

In this operating condition, it is useful to lower the off-state voltage. Lowering the Vds(off) solves following two issues relating the default setup.

a. The current load FET was operated under severe condition (high power loading of about 50 V Vds.
b. The low Vds(off) reduces the dV/dt transient, and it is considered to assure a stable operation.

To change the off-state voltage:

The off-state voltage can be changed in the detailed setup panel. Refer to Figure 5-19 to open the detailed setup panel.

Follow the next step to change the off-state voltage by referring to the number in Figure 5-20.

1. Click to activate the detailed setup. If not, the parameters are automatically filled from the values of the measurement setup.
2. Make Vds(off) low enough to stop the oscillation. For 7.7 A, 20 V is enough when using H51 or H71.

Figure 5-19 To open the detailed setup panel.



Figure 5-20 Detailed parameter setting for preventing the device oscillation.



Figure 5-21 shows a measurement result by using 20 V of Vds(off) in the HC part, and the abnormal distortion of Qg curve is disappeared.

Figure 5-21 Qg example of Super Junction FET after lowering the Vds(off) to 20 V.



1-4. SiC MOSFET measurement

SiC is expected as a next generation of material of power devices due to its high breakdown voltage under higher operation temperature.

Qg characteristics of SiC MOSFET:

The Qg characteristics of SiC MOSFET have a unique behavior.

From several SiC datasheets, the Qg characteristics of SiC MOSFET do not have a clear plateau part as defined in the JEDEC standard. Currently, since the Qg extraction method implemented in the B1506A is not valid for such characteristics, it is necessary to estimate Qgd manually extending the measured Qg curves as shown in Figure 5-22.

The sample data is shown:

✓ Device: CREE CMF20120D
- VDSS: 1200 V
- IDM (pulse): 90 A
- RDS(on): 80 mΩ

By comparing the datasheet curve, the dotted line extracted by manual operation is similar to the Qg listed in the datasheet.

Figure 5-22 SiC Qg measurement example.



1-5. VGS swing from negative VGS(off) to Vgs(on)

The gate of switching device of converters / inverters is swung from –VGS to +VGS to turn the device off as fast as possible. Therefore, for estimating a required driving capability of the gate drive circuit, Qg measured from –VGS to +VGS is required.

Problem in existing Qg solution:

Normally, the Qg test equipment cannot swing the gate voltage by crossing 0 V. Therefore, it is necessary to separate the Qg measurement into two parts; one in the negative gate voltage range, and the other in the positive gate voltage range.

B1506A solution:

Since B1506A uses MCSMU operated in V Force mode with a current compliance setting, it is possible to swing the gate voltage from negative to positive.

To start Qg measurement from the negative gate voltage, just specifying the negative voltage as “Vgs(off)” as shown in Figure 5-23.

Figure 5-23 **Negative Vgs(off) setting.**



Since the JEDEC 24-2 based model used in the Qg measurement of the B1506A does not assume the VGS swing from –VGS, the extrapolation curve, JESD24-2 [Derived], drawn in the Qg graph is not correct. It is necessary to draw a total Qg curve manually as shown in Figure 5-24.

Figure 5-24 shows two raw measurement data: one for high current (H.C.), and the other for high voltage (H.V.). The total Qg curve is drawn manually by extrapolating the H.C. and H.V. measurement curves based on the JESD24-2 idea.

Figure 5-24 Qg measurement example of Vgs from -15 V to +15 V.



2. Qg Measurement Using the Resistive Load

IGBT Module (single) measurement example

IGBT is used as a switching device for inverters which handle a relatively high power, like motor control of hybrid vehicles or electric trains.

✓ Device used in the example is shown:
- Device: Fuji Electric 1MB1800U4B
- VCES: 1200 V
- ICE(pulse): 2400 A
- Id(on) of Qg measurement: 800 A

Note: **Qg measurement range is 1 nC to 100 µC**

Qg measurement range of the B1506A is 1 nC to 100 µC, and it is from the measurement cable to the device.
The Qg test equipment available in the market cannot measure such a big Qg (typ. 500 nC is the maximum limit).

Resistive load setting:

In this device, the Id(on) condition to measure Qg is 800 A, and it is not possible to use the current load FET equipped with B1506A.
To measure such a high current, resistive load is useful.

Figure 5-25 shows a measurement configuration of the Qg test adapter for resistive load measurement.

1. Remove the current load device.
2. Set the selector switch to “External DUT”.
3. The shorting bar has to be removed.
4. Thick cable is used instead of fixed load resistor because the on-current is too large.

Figure 5-25 **Resistive load setup on the Qg measurement adapter.**



How to determine the Id(on) current:

The output current of UHCU is determined by the output voltage of the power source, output resistance of UHCU and the on-voltage of the device. The output voltage of the UHCU is defined as Vds(off) in the detailed setup of HC measurement part.

Figure 5-26 shows the simplified measurement block diagram of the HC part of the Qg measurement.

The maximum load resistance RL including the cable connection to the DUT is calculated as follows:
RLmax + UHCU Rout (40 mΩ) = UHCU max. out V (60 V) / Id(on) (800 A)

This equation can be rewritten as
RLmax = 60V/800A - 40 mΩ = 75 mΩ - 40 mΩ = 35 mΩ.

Cosidering the resistance of the cennection cables, realizing 35 mΩ resistor in total is not realistic. Therefore, in the example, the RL is replaced by a thick cable, which is low enough resistance, as shown #4 of Figure 5-25. In this case, the maximum current is adjusted by Vds(off) setting of the UHCU.

Figure 5-26 Resistive load setup on the Qg measurement adapter.



To connect the IGBT module:

To connect the IGBT module to the Qg test adapter, test leads with alligator clip are used as shown in Figure 5-27.

The detail of output port layout of the Qg test adapter is shown in Figure 5-28.

Note:
This adapter does not have a gate low terminal. Only the gate terminal is connected to the gate terminal of the DUT.

Figure 5-27 Connection example for Qg measurement of the IGBT module.



Figure 5-28 The output connection from the Qg adapter.



To create the measurement setup:

✓ Next step describes the measurement setup using the resistive load.
- Remove the check from “Current Load” setup



✓ Move to the detailed setup panel.
Refer to Figure 5-29 for the next steps.

1. Check the "Switching Waveform" tab.
2. Check the High Current panel.
3. Check the “High Current Setup" to enable the setup defined in the detailed setup.
4. Enter the target on current, 800 A, to set an appropriate current range of the UHCU.
   800 A Id(on) uses 1500 A range of the UHCU - Rout = 40 mΩ.
5. Adjust the Vds(off) and repeat measurement until the measured on-current reaches the target current, 800 A.
   This adjustment has to be done manually.

✓ Figure 5-30 shows an example of Qg curve measured at 800 A Id(on) and 600 V Vds(off). Total Qg is about 3.6 µC, and it is similar to the value described in the datasheet.

Figure 5-29 High current setup for resistive load.



Figure 5-30 800 A Id(on) measurement example using the resistive load setting.



Tips: **Maximum Id(on) current**

By changing the Vds(off) to 60 V, it is possible to measure the Qg curve at 1300 A Id(on) as shown in Figure 5-31.
This current is determined by the on-voltage of the device and additional resistance by the Qg test adapter (without the Qg test adapter, 1.4 kA is possible with this device used in the example).

Figure 5-31 1300 A Id(on) measurement example using the resistive load setting.



Useful Information for Qg Measurement Mode

Calibration for Gate Charge Measurement

Calibration is required for gate charge measurement, especially for measuring small devices which Qg is 10 nC or less.

In the Qg calibration, the following two error components are calibrated.

1. Residual resistance calibration:
   This calibration compensates the voltage drop of the series resistance in the gate cabling to calibrate the gate voltage accurately.
2. Parasitic capacitance calibration:
   This calibration measures the parasitic capacitance in the gate path.

To start calibration:

- ✓ Click the “Start Calibration . . .” label on the top of the Qg measurement mode panel. (Figure 5-32)
- ✓ Calibration panel opens (Figure 5-33)

Figure 5-32 **Start of the Qg calibration.**



In the calibration, the following items shown in the following list are measured. For each calibration items, refer to the corresponding number in Figure 5-33.

1. "Residual Resistance (Rr)" calibration measures the residual resistance (Rr) in the gate control path of the B1506A test fixture for each built-in Gate resistance.
   Rr includes both the residual resistance in the gate measurement path, and the resistance error of the built-in resistance.
2. "Parasitic Capacitance (Cp)" calibration measures the parasitic capacitance Cp in the gate path, including the output capacitance of each current range of the MCSMU which drives the DUT's gate
3. "User Series Resistance (Ru)" is an additional resistance, which is inserted between the gate terminal of the Qg measurement adapter to the gate terminal of DUT. This resistor is typically inserted to avoid an oscillation of the DUT.

Figure 5-33 Default Calibration panel for Qg measurement.



Default and Advanced calibration

- ✓ In the "Default Calibration" tab, the residual resistance and the parasitic capacitance are measured with pre-defined measurement conditions.
- ✓ In the "Advanced" tab as shown in Figure 5-34, more accurate compensation can be performed.
  The advanced mode measures the parasitic capacitance using the actual measurement conditions of the DUT.
  The advanced calibration is required when measuring a small Qg of typically less than 1 nC.

Figure 5-34 Advanced calibration panel for Qg measurement.



TO-package device calibration

✓ To measure the compensation factor for TO-packaged devices, attach the Qg test adapter to the test fixture, and confirm the following points as shown in Figure 5-35.

1. Set the mode switch to “Internal Package”.
2. Confirm the shorting bar is attached to the collector/source output terminals of the Qg test adapter.

Figure 5-35 TO-device fixture calibration for Qg measurement.



To measure residual resistance:

✓ Click the “Measure” button of the residual resistance box.

3. A window opens to confirm the shorting the DUT terminals as shown in Figure 5-36.

Figure 5-36 Short confirmation window for Rr calibration.



4. Insert the shorting bar, which is equipped with the B1506A, to the TO socket as shown in Figure 5-37.
5. After confirming the input terminals of DUT are shorted, click “OK” (Figure 5-36) and residual resistances are measured.

Figure 5-37 Shorting adapter.

To measure parasitic capacitance:

✓ To measure compensation factors of the parasitic capacitance, click the “Measure” button of the parasitic capacitance box.

6. "Open DUT connection" confirmation window opens as shown in Figure 5-38.
7. Remove the shorting bar from the DUT socket and click “OK” to measure the compensation factors for the parasitic capacitances.
8. After finishing measurement of the compensation data, click “Save and Apply” to set those compensation data effective as shown in Figure 5-39.

Figure 5-38 Open confirmation window for Cp calibration.

Figure 5-39 Save and apply the calibration data.



Tips: To measure the parasitic capacitances more accurately:

9. To measure the parasitic capacitances more accurately, click the “Advanced” tab as shown in Figure 5-40.
10. Click the “Measure” button.
    The Cp is measured by using the actual measurement parameters.
11. Click :"Close" to finish the measurement.
    Then click “Save and Apply” (#8 of Figure 5-39) to make those compensation data effective.

Figure 5-40 Advanced Cp calibration.



Module device calibration

✓ To measure devices which pins are not compatible with the TO inline socket adapter, use the “External DUT” mode of the Qg test adapter. Follow next two steps to prepare the calibration.

12. Move the mode switch to the “External DUT”.
13. Remove the shorting bar from the collector/drain output terminals as shown in Figure 5-41.

Figure 5-41 Module device calibration setting.



To measure residual resistance:

✓ Connect the test leads to the output terminals of the Qg test adapter and connect the other end of all the cables together to measure the residual resistance as shown in Figure 5-42.

Figure 5-42 Module device's short calibration.



Note: If a dummy DUT of the same package type, which terminals are shorted internally, is available, use it to create short connection.

To measure parasitic capacitance:

✓ To measure the parasitic capacitances, follow the next steps shown in Figure 5-43.

1. Connect the end of the collector connection' force and sense lines.
2. Connect the emitter connections' force and sense lines.
3. The end of the gate cables is kept open. (Refer to Figure 5-43)

Figure 5-43 Module device's open calibration.



Note: If a dummy DUT of the same package type, which terminals are open internally, is available, Use it to make open connection.

Brief Idea of Gate Charge Measurement Template

Figure 5-44 shows an example test setup start panel of the Gate Charge Measurement mode GUI. There are several test setup panels behind this GUI. This section briefly introduces the location of major parameter input parameters.

✓ Follow the next numbers for the major parameter descriptions and the input locations by referencing to the corresponding number in the figure.

Figure 5-44 Start panel example of the Gate Charge Measurement panel.



1. Drain parameters to measure Qg
   - Vds(off) voltage
   - Id(on) current
2. Gate parameters of minimum and maximum voltage used in the measurement.
   - Vgs(off) voltage
   - Vgs(on) voltage
   - Ig (gate force current) to use in the Qg measurement.
3. Current load FET/IGBT data
   - LoadVg(off): Vg(off) voltage of the load FET/IGBT
   - LOadVg(on): Maximum Vg(on) voltage of the load FET/IGBT
4. Gate Charge Characteristics tab
   This tab shows,
   - Vg-Qg derived characteristics curve, and the following items

from the following #5 to 7.

5. Vgs(pl), Qg, capacitance and slope of Qg curve for the following tab items:
   - High current measurement results
   - High voltage measurement results
   - Derived results from the above two measurement
6. Vth input to calculate Qg(th) of the test device.
7. The definition of the Qg parameters and the relation to the Qg curve.
8. Clicking "Switching Waveform" tab opens Figure 5-45. Refer to this figure for the following items.

Figure 5-45 Start panel example of the Gate Charge Measurement panel.



9. "High Current" tab can show the following raw measurement data of the Qg measurement.
   - Vds
   - Id
   - Vgs
   -Ig
   - Load Vgs
   - Load Ig
10. Clicking "High Current Setup" opens the timing parameter setup panel for high current Qg measurement.
11. In the Qg setup panel, the simplified measurement block diagram is shown, and the pulse measurement parameter can be set up.
12. The drain pulse on period is an important parameter, especially to protect the current load FET/IGBT to be damaged in the on period

of the DUT where full load power of UHCU is consumed (maximum 22.5 kW for example).

13. Clicking the "High Voltage" tab, and it shows the equivalent items shown in the step 9 above.
14. Clicking "High Voltage Setup" opens the timing parameter setup panel for high voltage Qg measurement.
15. "On period" of HVSMU can be set.

Edition 1, February 2015

B1506-90500
www.keysight.com